International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 110

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 12, December 2015


Optimization of FPGA Architecture for Uniform Random Number Generator Using LUT-SR Family

Rita Rawate | M. V. Vyawahare


Abstract: Field-Programmable Gate Arrays (FPGAs) are widely used to implement logic without going through an expensive fabrication process. Field-programmable gate array optimized random number generators (RNGs) are more resource-efficient than software-optimized RNGs because they can take advantage of bitwise operations and FPGA-specific features. The software community has de- veloped a number of high-quality, long period Random Number Generators (RNGs), some of which have been adapted for use in FPGAs. However, these generators were designed to meet the needs of word-level instruction processors, and so are less efficient when mapped to the bit-level operations available in FPGAs. This paper describes a type of FPGA RNG called a LUT-SR RNG, which takes advantage of bitwise XOR operations and the ability to turn lookup tables (LUTs) into shift registers of varying lengths. This provides a good resourcequality balance compared to previous FPGA-optimized generators. This paper deals with optimization of FPGA and simulations is done in VHDL.


Keywords: FPGA Field Programming Gate Array, LUT Look up table, LUT-SR Look up table shift register, Uniform Random Number Geneartor RNG


Edition: Volume 4 Issue 12, December 2015,


Pages: 1804 - 1810


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

Rita Rawate, M. V. Vyawahare, "Optimization of FPGA Architecture for Uniform Random Number Generator Using LUT-SR Family", International Journal of Science and Research (IJSR), Volume 4 Issue 12, December 2015, pp. 1804-1810, https://www.ijsr.net/get_abstract.php?paper_id=NOV152360

Similar Articles with Keyword 'FPGA'

Downloads: 136

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa [3] | S. Salaiselvapathy

Share this Article

Downloads: 0

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 2, February 2022

Pages: 313 - 315

Fast Speed Base of Two Multiplication

Rohit Kumar [15]

Share this Article
Top