International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 111

Review Papers | Electronics & Communication Engineering | India | Volume 4 Issue 12, December 2015


Weighted Random Pattern Generator by Using BIST

Rajni Gajendra | Rahul Gedam [3]


Abstract: In Built-In Self-Test (BIST), test patterns are generated and applied to the circuit-under-test (CUT) by on-chip hardware, minimizing hardware overhead is a major concern of BIST implementation. In pseudorandom BIST architectures, the test patterns are generated in random nature by Linear Feedback Shift Registers (LFSR). A System-on-Chip (SoC) is the integration of all components of an electronic/computing system on a single integrated circuit. This paper presents a novel test pattern generation technique called BIST, As the complexity grows, testing is becoming one of the most significant factors that contribute to the final product cost. The established low-level methods for hardware testing are not any more sufficient and more work has to be done at ion levels higher than the classical gate and register-transfer levels. This thesis deals with testing and design for testability of modern digital systems. This process is performed BY Pseudo-random testing is an attractive approach for BIST. A linear feedback shift register (LFSR) can be used to apply pseudo-random patterns to the CUT. An LFSR has a simple structure requiring small area overhead. Moreover, an LFSR can also be used as an output response analyzer thereby serving a dual purpose. BIST techniques such as circular BIST and BILBO registers make use of this advantage to reduce overhead. architectures, Results and Discussions Simulation results prove that this technique has reduction in power consumption and high fault coverage with minimum ****** of test patterns. The results also show that it reducing the testing effort for modern SoC deigns.


Keywords: ATPG -Automatic Test Pattern Generation, BIST-Built In Self-Test, CUT -Circuit Under Test, LFSR Linear Feedback Shift Register, MISR Multiple Input Signature Register


Edition: Volume 4 Issue 12, December 2015,


Pages: 1294 - 1297


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

Rajni Gajendra, Rahul Gedam, "Weighted Random Pattern Generator by Using BIST", International Journal of Science and Research (IJSR), Volume 4 Issue 12, December 2015, pp. 1294-1297, https://www.ijsr.net/get_abstract.php?paper_id=NOV152188

Similar Articles with Keyword 'ATPG'

Downloads: 0

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 5, May 2022

Pages: 1837 - 1841

Leakage Reduction Technique for Scan Flip-Flop

Nayini Bhavani | Rahul D [14] | Bhavani Kiranmai | J. Yeshwanth Reddy

Share this Article

Downloads: 126

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 151 - 154

Implementation of Delay Measurement System for Small Delay Defect Detection

Supriya Thorat | Snehal Bhosale [3]

Share this Article
Top