Downloads: 113
Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 4, April 2013
A Novel Pass Transistor Logic Based Pulse Triggered Flip-flop with Conditional Enhancement
Shakthipriya.R | Kirthika.N
Abstract: For the past several years, much progress has been made in Low power VLSI Design. In this paper; we propose a novel low-power pulse-triggered flip-flop (FF) design with conditional pulse enhancement scheme. Pass transistor logic based AND gate is used for pulse generation which reduces circuit complexity and enhances faster discharge. The transistor sizes of the delay inverter and pulse-generation circuit are reduced for power saving. Simulation is performed for various pulse-triggered flip-flops to demonstrate the effectiveness of our proposed design using ami.05nm technology in Mentor graphics.
Keywords: Flip-flop, low power, pulse-triggered
Edition: Volume 2 Issue 4, April 2013,
Pages: 183 - 187
Similar Articles with Keyword 'Flipflop'
Downloads: 114
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 1677 - 1680An Area Efficient Approach on PACC RLE Encoder
Ancy Mathew | Rafeekha M J
Downloads: 144
Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 2, February 2017
Pages: 321 - 325A Novel Adaptive Technique to Mitigate Radiation Effects on FPGAS
T. Mary Daphne | Dr. T. Latha [2]