International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 129 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 7, July 2013


Performance Evolution of 16 Bit Processor in FPGA using State Encoding Techniques

Madhavi Anupoju | M. Sunil Prakash


Abstract: In present days, there is a need for ever increasing high performance and low power devices, these devices need to meet performance constraints like speed, area & power. This paper describes the area and speed constraints of a 16 bit processor with the implementation of three state encoding techniques binary, one- hot & gray coding technique. The processor architecture is designed using Verilog HDL, simulated on Modelsim and synthesized on Precision RTL synthesis tool & on XILINX ISE 12.1 for the Spartan3E FPGA. From the synthesis reports it is observed that One-hot encoding would perform with speed 28 % and Gray code would perform with speed 14 % more than binary encoding technique, but both of them require more area compared to binary encoding technique.


Keywords: FPGA, Precision synthesis, State encoding techniques, VLSI circuits, VERILOG hardware description language


Edition: Volume 2 Issue 7, July 2013,


Pages: 88 - 92


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

Madhavi Anupoju, M. Sunil Prakash, "Performance Evolution of 16 Bit Processor in FPGA using State Encoding Techniques ", International Journal of Science and Research (IJSR), Volume 2 Issue 7, July 2013, pp. 88-92, https://www.ijsr.net/get_abstract.php?paper_id=IJSRON20131114

Similar Articles with Keyword 'FPGA'

Downloads: 136

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa [3] | S. Salaiselvapathy

Share this Article

Downloads: 0

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 2, February 2022

Pages: 313 - 315

Fast Speed Base of Two Multiplication

Rohit Kumar [15]

Share this Article
Top