Downloads: 134
Research Paper | Electronics & Telecommunication Engineering | India | Volume 2 Issue 1, January 2013
Design and Implementation of DDR SDRAM Controller using Verilog
Priyanka Bibay | Anil Kumar Sahu [2] | Vivek Kumar Chandra
Abstract: Double Data Rate Synchronous DRAM (DDR SDRAM) has become a mainstream memory of choice in design due to its speed, burst access and pipeline features. The DDR SDRAM is an enhancement to the conventional SDRAM running at bus speed over 75MHz. The DDR SDRAM (referred to as DDR) doubles the bandwidth of the memory by transferring data twice per cycle on both the rising and falling edges of the clock signal. The designed DDR Controller supports data width of 64 bits, Burst Length of 4 and CAS (Column Address Strobe) latency of 2. DDR Controller provides a synchronous command interface to the DDR SDRAM Memory along with several control signals. In this paper, the implementation has been done in Verilog HDL by using Xilinx ISE 9.2i and Modelsim 6.4b.
Keywords: Double Data Rate, Column Address Strobe CAS, Synchronous Dynamic RAM
Edition: Volume 2 Issue 1, January 2013,
Pages: 320 - 324
Similar Articles with Keyword 'Data'
Downloads: 2 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Experimental Result Paper, Electronics & Telecommunication Engineering, Libya, Volume 12 Issue 4, April 2023
Pages: 323 - 328Practical and Theoretical Comparison and testing Between Two Wave Length Applied to Single - Phase Optical Fiber Cable by using OTDR
Ahmed Othman [2] | Maream Othman | Mohammed Mansour [3]
Downloads: 2 | Weekly Hits: ⮙1 | Monthly Hits: ⮙2
Research Paper, Electronics & Telecommunication Engineering, India, Volume 12 Issue 7, July 2023
Pages: 1741 - 1746Cloud based EV-ECU Monitoring using IoT
Rohan R. Jadhav | Atul R. Nigavekar [2]