Downloading: Design and Implementation of DDR SDRAM Controller using Verilog
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064



To prevent Server Overload, Your Article PDF will be Downloaded in Next Seconds

Design and Implementation of DDR SDRAM Controller using Verilog

Priyanka Bibay, Anil Kumar Sahu, Vivek Kumar Chandra

Abstract: Double Data Rate Synchronous DRAM (DDR SDRAM) has become a mainstream memory of choice in design due to its speed, burst access and pipeline features. The DDR SDRAM is an enhancement to the conventional SDRAM running at bus speed over 75MHz. The DDR SDRAM (referred to as DDR) doubles the bandwidth of the memory by transferring data twice per cycle on both the rising and falling edges of the clock signal. The designed DDR Controller supports data width of 64 bits, Burst Length of 4 and CAS (Column Address Strobe) latency of 2. DDR Controller provides a synchronous command interface to the DDR SDRAM Memory along with several control signals. In this paper, the implementation has been done in Verilog HDL by using Xilinx ISE 9.2i and Modelsim 6.4b.

Keywords: Double Data Rate, Column Address Strobe CAS, Synchronous Dynamic RAM



Top