International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 126 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper | Electronics & Communication Engineering | India | Volume 6 Issue 7, July 2017


Performance Evaluation of Binary to Gray Code Converters Using Quantum Dot Cellular Automata

Neha Yadav [2] | S.R.P. Sinha [2]


Abstract: Quantum dot-cellular automata (QCA) are potential alternatives to the conventional complementary metal-oxide semiconductor (CMOS) technology. In this technology, structures are formed using quantum cells and their sizes are at nanoregime. In QCA architectures QCA cell is a fundamental building block which is used to build logic devices and basic gates. This paper proposes various layouts of QCA based binary to gray code converter and evaluates the performance of various implementations. To verify the functionality of the proposed device, some physical proofs are provided. The proper functionality of binary to gray code converters is checked and validate by means of computer simulations using QCADesigner tool. We presented the various design methodology for binary to gray code converter. The comparison of various implementation of binary to gray code converter designs is also given.


Keywords: Quantum dot Cellular Automata QCA, Majority Logic, XOR gate, binary to gray code converters


Edition: Volume 6 Issue 7, July 2017,


Pages: 2081 - 2087


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

Neha Yadav, S.R.P. Sinha, "Performance Evaluation of Binary to Gray Code Converters Using Quantum Dot Cellular Automata", International Journal of Science and Research (IJSR), Volume 6 Issue 7, July 2017, pp. 2081-2087, https://www.ijsr.net/get_abstract.php?paper_id=ART20175748

Similar Articles with Keyword 'Majority Logic'

Downloads: 104

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016

Pages: 2240 - 2243

Implementation of Data Encoding Techniques for Reducing Area, Power Consumption in Network-on-Chip for LDPC Applications

Vijaykumar Jadhav | K. Sujata

Share this Article

Downloads: 107

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1933 - 1936

A Method of Error Detection and Correction Using Euclidean Geometry Low Density Parity Check Codes

Vrinda S Anand | Sukanya Sundaresh [2]

Share this Article
Top