International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 141

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 5 Issue 7, July 2016


Modified SIFT Algorithm for Image Feature Detection

Syama K Nair | Ragimol [2]


Abstract: Image feature detection is the fundamental task in most of the video analytic and computer vision systems. The feature keypoints from the images taken at different instant is detected in these systems. To most of the embedded systems, the challenge is its large complexity in computation. This computational complexities and time consuming properties are eliminated by proposing a new feature detector based on SIFT algorithm. Efficient image feature detection and matching is a fundamental problem in object recognition, image indexing, visual localization etc. The thesis work proposes a new FPGA-based embedded architecture for image feature detection. In this the modified Scale Invariant Feature Transform (SIFT) feature detector is used to reduce the utilization of FPGA resources. An optimized Gaussian filtering is undergone in this design for reducing the memory utilization. The corresponding key-points obtained can be either used in an embedded application or accessed via Ethernet for remotely computer vision applications


Keywords: FPGA, SIFT detector, Optimized Gaussian Filter, Keypoints, Video analytics, embedded architecture


Edition: Volume 5 Issue 7, July 2016,


Pages: 296 - 300


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

Syama K Nair, Ragimol, "Modified SIFT Algorithm for Image Feature Detection", International Journal of Science and Research (IJSR), Volume 5 Issue 7, July 2016, pp. 296-300, https://www.ijsr.net/get_abstract.php?paper_id=ART2016229

Similar Articles with Keyword 'FPGA'

Downloads: 136

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa [3] | S. Salaiselvapathy

Share this Article

Downloads: 0

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 2, February 2022

Pages: 313 - 315

Fast Speed Base of Two Multiplication

Rohit Kumar [15]

Share this Article
Top