International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 110

Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 8, August 2014


Efficient design for VLSI Architecture using OFDM

Lalit Mishra | Chandrakant Mishra | Sweta Singh [2]


Abstract: Orthogonal Frequency Division Multiplexing (OFDM) is a system where data bits are transfer with multiple carriers and coded into a multiple sub carrier at transmission stage. Fast Fourier Transform (FFT) is widely used for operations in the field of digital technology. Some of the applications of the fast Fourier transform are as Signal analysis, Data compression, Image filtering, error free communication etc. Fast Fourier transform (FFT) is effectively use in the discrete Fourier transform (DFT). This paper is presented the design of an OFDM Transmitter including inverse fast Fourier transform (IFFT), mapping (modulator), serial to parallel and parallel to serial converter by using VHSIC Hardware description language (VHDL). The timing simulation and synthesized results are performed and analyzed by using Xilinx ISE Project Navigator: 6.2i.


Keywords: FPGA, OFDM, QAM, FFT, IFFT, DFT, VHDL, Communication, Power


Edition: Volume 3 Issue 8, August 2014,


Pages: 1933 - 1935


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

Lalit Mishra, Chandrakant Mishra, Sweta Singh, "Efficient design for VLSI Architecture using OFDM", International Journal of Science and Research (IJSR), Volume 3 Issue 8, August 2014, pp. 1933-1935, https://www.ijsr.net/get_abstract.php?paper_id=2015897

Similar Articles with Keyword 'FPGA'

Downloads: 136

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa [3] | S. Salaiselvapathy

Share this Article

Downloads: 0

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 2, February 2022

Pages: 313 - 315

Fast Speed Base of Two Multiplication

Rohit Kumar [15]

Share this Article
Top