Downloads: 127 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 8, August 2014
Design and Simulation of SPI Master / Slave Using Verilog HDL
T. Durga Prasad | B. Ramesh Babu [3]
Abstract: The object of this paper is to design and simulation of SPI (serial peripheral interface) master and slave using verilog HDL. The SPI (serial peripheral interface) is a kind of serial communication protocol. It transfers synchronous serial data in full duplex mode. The SPI is commonly used for communications between Integrated Circuits for communication with On-Board Peripherals. The SPI communicate in two modes master and slave. Where the master device generates serial clock and multiple slave devices are allowed with individual salve select lines. And the whole design is simulated and synthesized with Xilinx ISE design suite 13.2.
Keywords: SPI serial peripheral interface, Verilog HDL
Edition: Volume 3 Issue 8, August 2014,
Pages: 1363 - 1365
Similar Articles with Keyword 'Verilog HDL'
Downloads: 102
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 2174 - 2176Implementation of Enhanced Cache Controller with Multi-Sized Outputs
Sweety M Pinjani | Prof. V. B. Baru
Downloads: 108
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 2425 - 2430Implementation of Core-Lock Mechanism as A Data Synchronization Method in Embedded Multi-Core Systems
Megha.S | Dr C R Byrareddy