International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 127

Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 7, July 2014


Design of Modified Parallel Prefix Knowles Adder

Pawan Kumar [34] | Jasbir Kaur


Abstract: Parallel Prefix Adders plays a prominent role in Digital Combinational Circuits. The basic function of adder in ALU is addition that is also used in Multipliers which results in decrease or increase of Delay that depends on the architecture of adder. Area and power are another important factors which really makes the adder effective The high performance digital adders with reduced area and low power consumption is an important design constraint for modern advanced processors. So, low power adders are also a need for todays VLSI industry. This Paper discusses the design of novel design of 16 bit Parallel Prefix adder. This adder is a mixture of two types of adders i. e Brent Kung and Knowles adder. At last there is comparison of 8 and 16 bit Knowles, 8 and 16 bit Modified knowles adder that is our Proposed design our design shows better performance from that of parallel prefix knowles and kogge stone adder in terms of power, area and Combinational path delay.


Keywords: Modified Knowles adder, carry look ahead adder, Knowles adder, Parallel Prefix adder


Edition: Volume 3 Issue 7, July 2014,


Pages: 199 - 201


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

Pawan Kumar, Jasbir Kaur, "Design of Modified Parallel Prefix Knowles Adder", International Journal of Science and Research (IJSR), Volume 3 Issue 7, July 2014, pp. 199-201, https://www.ijsr.net/get_abstract.php?paper_id=2014908

Similar Articles with Keyword 'carry look ahead adder'

Downloads: 104

Case Studies, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2343 - 2346

Simulation of Different bit Carry-Skip Adder in Verilog

Sangeeta Rani | Sachin Kumar [15]

Share this Article

Downloads: 107 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Comparative Studies, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 1079 - 1086

A Comparison of Different Fixed Width Multipliers Based On MLCP

Rima N [2] | Nisha R [13]

Share this Article
Top