Downloads: 113
Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 7, July 2014
Area and Delay Analysis of Modulo 2n ± 1 Adder Subtractor Using Prefix Adder on Weighted One and Diminished-1
Kishore Kunal | Ghanshyam Jangid [6]
Abstract: Arithmetic architectures for modulo 2n+1 and 2n-1 adders and Subtractor are introduced in this paper. The first one is built around a sparse carry computation unit that computes only some of the carries of the modulo 2n + 1 and 2n-1 addition. Second is Apart from addition a 2s compliment methodology has been introduced fro subtraction concept. The results are focusing on area and timing delay. These results is also being comparing in diminished-1 and weighted one for the individually adder and Sub-tractor and, while maintaining a high operation speed.
Keywords: Residue number system, Parallel Algorithm, Modular arithmetic, Weighted one, diminished-1
Edition: Volume 3 Issue 7, July 2014,
Pages: 925 - 929
Similar Articles with Keyword 'Residue number system'
Downloads: 110
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015
Pages: 2029 - 2034An Enhanced Residue Modular Multiplier for Cryptography
Vundela Sarada
Downloads: 113 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Survey Paper, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015
Pages: 1590 - 1592A Survey on Implementation of Random Number Generator in FPGA
Pallavi Bhaskar | Prof. P. D. Gawande