International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 117

Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 2, February 2014


Design of Low Power Novel Viterbi Decoder Using Multiple Threshold CMOS Logic

B. Vijayapriya | B. M. Prabhu


Abstract: In this paper a low power viterbi decoder based on multiple threshold CMOS logic is presented. In wireless communication, viterbi decoder which consumes more power plays an important role. viterbi decoder is used to decode the received data which is encoded using convolution codes. In this paper in order to reduce the power consumption and to improve the performance of the decoder optimized gate logic is proposed. As the multiplexer and flip- flops are the major parts in the viterbi decoder circuit, multiple threshold CMOS (MTCMOS) logic is used to reduce the complexity of the circuit. The proposed technique is simulated using tanner tool. The simulated result shows the power consumption of viterbi decoder using MTCMOS is lower compared to CMOS logic and also the number of transistors required to design the viterbi decoder is reduced using MTCMOS logic.


Keywords: Viterbi decoder, multiple thresholds, tanner tool


Edition: Volume 3 Issue 2, February 2014,


Pages: 392 - 396


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

B. Vijayapriya, B. M. Prabhu, "Design of Low Power Novel Viterbi Decoder Using Multiple Threshold CMOS Logic", International Journal of Science and Research (IJSR), Volume 3 Issue 2, February 2014, pp. 392-396, https://www.ijsr.net/get_abstract.php?paper_id=2013990

Similar Articles with Keyword 'Viterbi decoder'

Downloads: 112

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 1474 - 1478

An Efficient High Speed Convolution Encoder and Viterbi Decoder

Chandan Nagraj | S Muralinarasimham

Share this Article

Downloads: 122

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 735 - 739

Design and Implementation of Convolutional Encoder and Parallel Processing Viterbi Decoder Using Verilog

Vinay.B.K | Sunil.M.P

Share this Article
Top