International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 138

Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 5, May 2014


Comparing the Two Different Generations of AMBA Based Protocols: AHB vs AXI

Medha Chhillar | Geeta Yadav | Neeraj Kr. Shukla


Abstract: ARM Ltd formed in 1990 as an Intellectual Property company that designs microprocessor technology. These microprocessors form the heart of digital products that vary from mobile phones and digital cameras to automotive systems. AMBA (Advanced Microcontroller Bus Architecture) was introduced by ARM in 1996 as registered trademark and is an open-standard. Here; we talk about different types of AMBA buses and how they have evolved; thereby comparing two of its main protocols viz. AHB and AXI. Comparisons using various distinguishing parameters have been made and wherever required; explained using proper diagrams and tables. A few of the parameters include level of complexities between the AHB and AXI; flexibility; number of channels present; pipelining; etc.


Keywords: AHB Advanced High-performance Bus, AXI Advanced eXtensible Interface, VIP Verification Intellectual Property, pipelining, UVM Universal Verification Methodology, SoC System-on-Chip


Edition: Volume 3 Issue 5, May 2014,


Pages: 488 - 490


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

Medha Chhillar, Geeta Yadav, Neeraj Kr. Shukla, "Comparing the Two Different Generations of AMBA Based Protocols: AHB vs AXI", International Journal of Science and Research (IJSR), Volume 3 Issue 5, May 2014, pp. 488-490, https://www.ijsr.net/get_abstract.php?paper_id=20131806

Similar Articles with Keyword 'pipelining'

Downloads: 128 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 108 - 112

Design and Simulation of Four Stage Pipelining Architecture Using the Verilog

Rakesh M. R

Share this Article

Downloads: 105

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 642 - 645

Low Power and Area Optimized VHDL Implementation of AES

Suja Chackochan | K. Mathan

Share this Article
Top