Design and Analysis of Open Core Protocol for the On Chip Bus Using VHDL
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064



Downloads: 120 | Weekly Hits: ⮙3 | Monthly Hits: ⮙14

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 3 Issue 4, April 2014

Design and Analysis of Open Core Protocol for the On Chip Bus Using VHDL

Naseer Rasool. T, Shaik Jaffar, Shaik Saheb Basha

In this paper, efficient bus architecture to support most advanced bus functionalities defined in OCP, including burst transactions, lock transactions, pipelined transactions, and out-of-order transactions with respect to its suitable application in the real time product. The Open Core Protocol (OCP) was designed and the hardware modeling for that architecture was done using VHDL. This design is Simulated and Synthesized. As more IP cores are integrated into an SOC design, the communication flow between IP cores has increased drastically and the efficiency of the on-chip bus has become a dominant factor for the performance of a system. The on-chip bus design can be divided into two parts, namely the interface and the internal architecture of the bus. In this work the well-defined interface standard Open Core Protocol (OCP) is adopted, and the internal bus architecture is designed. The Open Core Protocol (OCP) is a core centric protocol which defines a high-performance, bus-independent interface between IP cores that reduces design time, design risk, and manufacturing costs for SOC designs. Main property of OCP is that it can be configured with respect to the application required. The OCP is chosen because of its advanced supporting features such as configurable sideband control signaling and test harness signals, when compared to other core protocols. The OCP defines a point-to-point interface between two communicating entities such as IP cores and bus interface modules. One entity acts as the master of the OCP instance, and the other as the slave. Only the master can present commands and is the controlling entity. The slave responds to commands presented to it, either by accepting data from the master, or presenting data to the master. For two entities to communicate there need to be two instances of the OCP connecting them such as one where the first entity is a master and one where the first entity is a slave.

Keywords: OCP, IP, SOC, AXI, AHB

Edition: Volume 3 Issue 4, April 2014

Pages: 352 - 355

Share this Article

How to Cite this Article?

Naseer Rasool. T, Shaik Jaffar, Shaik Saheb Basha, "Design and Analysis of Open Core Protocol for the On Chip Bus Using VHDL", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=20131319, Volume 3 Issue 4, April 2014, 352 - 355

Enter Your Email Address and Click Download Button





Similar Articles with Keyword 'IP'

Downloads: 181 | Weekly Hits: ⮙6 | Monthly Hits: ⮙22

Informative Article, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015

Pages: 188 - 191

Realization of Smart City Using 5G Cognitive Radio

Lalit Chettri, Syed Sazad

Share this Article

Downloads: 121 | Weekly Hits: ⮙2 | Monthly Hits: ⮙8

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 108 - 112

Design and Simulation of Four Stage Pipelining Architecture Using the Verilog

Rakesh M. R

Share this Article

Downloads: 151 | Weekly Hits: ⮙4 | Monthly Hits: ⮙13

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 130 - 134

Segmentation of Touching Characters in Indian Scripts

B. Hari Kumar, N. Sateesh

Share this Article

Downloads: 133 | Weekly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa, S. Salaiselvapathy

Share this Article

Downloads: 45 | Weekly Hits: ⮙1

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 1842 - 1847

A Novel Mac Based Congestion Control System for VANET with Adaptive Routing

Mahanthgouda, Sridhara. K

Share this Article

Similar Articles with Keyword 'SOC'

Downloads: 48 | Weekly Hits: ⮙7 | Monthly Hits: ⮙24

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 3, March 2021

Pages: 962 - 965

Design of Air Quality Analysis Monitoring Using LoRaMOTE Developing Module

Dr. L. Thulasimani, S. Sangeetha Mary, Vimalathithan Rathinasabapathy

Share this Article

Downloads: 100 | Monthly Hits: ⮙9

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 2517 - 2520

Communication between Multiple Resources Using Arbiter Design

Shital S. Horte, Dr. D. V. Padole

Share this Article

Downloads: 101 | Weekly Hits: ⮙3 | Monthly Hits: ⮙11

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015

Pages: 910 - 914

Enhanced Way Tagged Cache Design Using Partial Tag Bloom Filter for Low Level (L2) Cache

Shaima Ibrahim, Sumi Babu

Share this Article

Downloads: 102 | Weekly Hits: ⮙2

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 2338 - 2342

Various Shape Descriptors in Image Processing ? A Review

Preetika DSilva, P. Bhuvaneswari

Share this Article

Downloads: 104 | Weekly Hits: ⮙1 | Monthly Hits: ⮙9

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014

Pages: 1980 - 1987

Implementation of Secured Data Transmission System on Customized Zynq SoC

D. Dhanalaxmi, V. Roopa Reddy

Share this Article

Similar Articles with Keyword 'AXI'

Downloads: 151 | Weekly Hits: ⮙5 | Monthly Hits: ⮙12

Research Paper, Electronics & Communication Engineering, Cameroon, Volume 8 Issue 5, May 2019

Pages: 1419 - 1427

Planning and Optimization Approach using Genetic Algorithms of a New Generation Cellular Network Capitalizing on the Existing Sites

Raphael Nlend, Emmanuel Tonye

Share this Article

Downloads: 53 | Weekly Hits: ⮙4 | Monthly Hits: ⮙25

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 3, March 2021

Pages: 143 - 150

VLSI Architecture Design and Implementation of CANNY Edge Detection Subsystem

Ragi R G, Jayaraj U Kidav, Roshith K

Share this Article

Downloads: 93 | Weekly Hits: ⮙4 | Monthly Hits: ⮙13

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 4, April 2014

Pages: 818 - 823

Designing of Bandwidth Improved h Shaped Microstrip Patch Antenna for Bluetooth Applications Using Ansoft HFSS

Chaitali J. Ingale, Anand. K. Pathrikar

Share this Article

Downloads: 95 | Weekly Hits: ⮙3 | Monthly Hits: ⮙11

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014

Pages: 2678 - 2680

Modified Peano-Gosper Fractal Geomatry Based Wideband Microstrip Patch Antenna Design Analysis

Sarbjeet Singh, Suman

Share this Article

Downloads: 97 | Weekly Hits: ⮙1 | Monthly Hits: ⮙10

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 2397 - 2400

Design a Uplink-Downlink Reconfigurable Patch Antenna for Modern Space Application

Naman Mehrotra, Dr. K. M. Singh, Shashibhushan Sharma

Share this Article

Similar Articles with Keyword 'AHB'

Downloads: 111 | Weekly Hits: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1297 - 1302

Design and Implementation of Efficient FSM for AHB Master and Arbiter

Muzammel Hoque, Owais Shah

Share this Article

Downloads: 112 | Weekly Hits: ⮙2 | Monthly Hits: ⮙10

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 866 - 868

Design and Implementation of Efficient FSM for AHB Master and Arbiter

Muzammel Hoque, Owais Shah

Share this Article

Downloads: 118 | Weekly Hits: ⮙2 | Monthly Hits: ⮙9

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 1572 - 1574

FPGA Implementation of AHB to APB Protocol

Sowmya Aithal, Dr. J. S. Baligar, Guruprasad S. P.

Share this Article

Downloads: 120 | Monthly Hits: ⮙7

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 3, March 2013

Pages: 57 - 60

Design of AMBA 3.0 (AXI) Bus Based System on Chip Communication Protocol

P. Akhila, K. Ch. Prathap Kumar M

Share this Article

Downloads: 120 | Weekly Hits: ⮙3 | Monthly Hits: ⮙14

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 4, April 2014

Pages: 352 - 355

Design and Analysis of Open Core Protocol for the On Chip Bus Using VHDL

Naseer Rasool. T, Shaik Jaffar, Shaik Saheb Basha

Share this Article



Top