International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 126

Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 8, August 2013


Low Power Area Efficient Parallel Counter Architecture

Lekshmi Aravind


Abstract: Counters are specialized registers and is considered as essential building blocks for a variety of circuit operations such as programmable frequency dividers, shifters, code generators, memory select management, and various arithmetic operations. Since many applications are comprised of these fundamental operations, much research focuses on efficient counter architecture design. This paper proposes an 8-bit high speed parallel counter architecture. The counter consists of two main sections- the counting section and the state Anticipation Module. The total equivalent gate count for our proposed counter is 164 whereas the existing counter architecture consumes 266. The delay of the proposed counter architecture is 3.968ns and that of existing counter is 4.952ns. The Power consumption is 28.80mW for our proposed counter and 29.24mW for the existing one.


Keywords: parallel counter design, high speed, state anticipation module


Edition: Volume 2 Issue 8, August 2013,


Pages: 90 - 94


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

Lekshmi Aravind, "Low Power Area Efficient Parallel Counter Architecture", International Journal of Science and Research (IJSR), Volume 2 Issue 8, August 2013, pp. 90-94, https://www.ijsr.net/get_abstract.php?paper_id=04081302

Similar Articles with Keyword 'high speed'

Downloads: 2 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 9, September 2021

Pages: 122 - 125

Design of 256 x 256 bit Vedic Multiplier

Aishwarya K M | Dr. Kiran V [4]

Share this Article

Downloads: 2 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2

Analysis Study Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 11, November 2022

Pages: 966 - 969

High Speed Low Power 8-Bit Binary up Counter in 45nm CMOS Technology

S. Sivashankari

Share this Article
Top