Neeta Yadav, Nitin Saluja
Abstract: A single stage source coupled CMOS voltage controlled oscillator is presented here using Adaptive voltage level technique (AVL) with the advancement of minimizing the power dissipation and generating rapidly high frequency of oscillation. The single stage VCO circuit has a low phase noise due to minimizing the noise sources. The voltage controlled oscillator is used in phase lock loop (PLL) as a frequency synthesizer to generate local oscillation frequency. Power dissipation is one of the most important performance parameter here, The Adaptive Voltage level techniques have applied in presented work mitigate the power dissipation. The simulation and performance analysis of proposed circuit is evaluated in Cadence virtuoso tool. In this simulator we use 45nm standard CMOS process technology. Simulation provides comparative study of different power reduction techniques on the basis of static and dynamic power. AVL technique provides 3.97fw static power and 38.02pw dynamic power for the 0.7v supply voltage at room temperature.
Keywords: Voltage Control Oscillator, AVL, Power dissipation, Cadence Virtuoso