International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 114

Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 7, July 2013


Implementation of an Arithmetic Logic Unit using Area Efficient Carry Look-Ahead Adder and Booths Multiplier

Sarwagya Chaudhary


Abstract: An arithmetic logic unit acts as the basic building block or cell of a central processing unit of a computer. It is a digital circuit, comprised of the basic electronic components, which is used to perform various arithmetic, logic and integral operations. . The purpose of this work is to propose the design of an 8-bit ALU which supports 4-bit multiplication. The functionalities of the ALU in this study consist of addition, subtraction, increment, decrement, AND, OR, NOT, XOR, NOR, twos complement generation, multiplication. The adder in the ALU is implemented using a Carry Look Ahead adder joined by a ripple carry approach. The design of the multiplier is achieved using the Booths Algorithm. The proposed ALU can be designed by using Verilog or VHDL and can also be designed on Cadence Virtuoso Platform.


Keywords: Arithmetic Logic Unit, Booth Multiplier, Carry Look-Ahead Adder, VLSI


Edition: Volume 2 Issue 7, July 2013,


Pages: 264 - 267


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

Sarwagya Chaudhary, "Implementation of an Arithmetic Logic Unit using Area Efficient Carry Look-Ahead Adder and Booths Multiplier", International Journal of Science and Research (IJSR), Volume 2 Issue 7, July 2013, pp. 264-267, https://www.ijsr.net/get_abstract.php?paper_id=02013170

Similar Articles with Keyword 'Arithmetic Logic Unit'

Downloads: 109 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 901 - 904

Low Power 8 Bit quantum ALU Implementation Using Reversible Logic Structure

Vijay G. Roy | P. R. Indurkar | D. M. Khatri [2]

Share this Article

Downloads: 113 | Monthly Hits: ⮙1

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2869 - 2874

A Review Study on High Speed Adder for Image Processing Applications

Parul Jaiswal | Rahul Gedam [3]

Share this Article
Top