A Low Power Highly Applicable Approach for Caches Based on STT-RAM Technology
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 9, September 2015

A Low Power Highly Applicable Approach for Caches Based on STT-RAM Technology

Neethu Anna Sabu, Sreeja K. A.

The static power dissipation of the peripheral circuits of STT-RAM instruction caches is reduced in this paper.The main goal is to detect the idle time of caches in advance and thereby reduce power consumption. The architecture was further modified to reduce power consumption and to avoid data loss. PEG is introduced along with the architecture. It was applied in ATM and compared with that of conventional RAM. It was implemented and evaluated by XILINX ISE 8.1i and achieved a greater reduction in power.

Keywords: STT-RAM technology, caches, PEG-cache

Edition: Volume 4 Issue 9, September 2015

Pages: 1325 - 1327

Share this Article

How to Cite this Article?

Neethu Anna Sabu, Sreeja K. A., "A Low Power Highly Applicable Approach for Caches Based on STT-RAM Technology", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB158308, Volume 4 Issue 9, September 2015, 1325 - 1327

94 PDF Views | 80 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'caches'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015

Pages: 910 - 914

Enhanced Way Tagged Cache Design Using Partial Tag Bloom Filter for Low Level (L2) Cache

Shaima Ibrahim, Sumi Babu

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015

Pages: 1325 - 1327

A Low Power Highly Applicable Approach for Caches Based on STT-RAM Technology

Neethu Anna Sabu, Sreeja K. A.

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2174 - 2176

Implementation of Enhanced Cache Controller with Multi-Sized Outputs

Sweety M Pinjani, Prof. V. B. Baru

Share this Article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1760 - 1767

Policy Based an Effective and Efficient Bandwidth Optimisation for Performance Enhancement of an Organisation

Ashok Kumar Tripathi, Ramesh Bharti

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015

Pages: 1081 - 1089

Reducing Cache Energy in Embedded Processors Using Early Tag Access and Tag Overflow Buffer

Neethu P Joseph, Anandhi V.

Share this Article
Top