Design Of 7T SRAM Cell Using Self-Controllable Voltage Level Circuit to Achieve Low Power
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Downloads: 101 | Monthly Hits: ⮙2

Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 8, August 2015

Design Of 7T SRAM Cell Using Self-Controllable Voltage Level Circuit to Achieve Low Power

Vema Vishnu Priya, G.Ramesh

Modern ICs are enormously complicated due to decrease in device size and increase in chip density involving several millions of transistors per chip. The rules for what can and cannot be manufactured leads to a tremendous increase in complexity due to the amount of power dissipation is increased. Power dissipation can be in various forms as dynamic, subthreshold, etc. In this project first, a low power 7T SRAM Cell is designed and later it is build with Self-controllable Voltage level circuit for maintaining low power consumption and high performance. A Self-Controllable Voltage Level (SVL) Circuit can supply a maximum dc voltage when the load circuits are in active mode or it can also decrease the dc voltage supplied to a load circuit which is said to be in standby mode. This SVL circuit can reduce standby leakage power of CMOS logic circuits drastically with minimum chip size and speed by considering 7T as load circuit. Furthermore, it can also be applied to memories and registers, because such circuits using SVL technique can retain data even in the standby mode. The entire simulations have been done on 180nm single n-well CMOS bulk technology, in virtuoso platform of cadence tool with the supply voltage 0.7V and frequency of 25MHz.

Keywords: Low Power, Leakage current, Static Random Access Memory SRAM, Self Controllable Voltage Level SVL

Edition: Volume 4 Issue 8, August 2015

Pages: 1597 - 1602

Share this Article

How to Cite this Article?

Vema Vishnu Priya, G.Ramesh, "Design Of 7T SRAM Cell Using Self-Controllable Voltage Level Circuit to Achieve Low Power", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB157674, Volume 4 Issue 8, August 2015, 1597 - 1602

Enter Your Email Address




Similar Articles with Keyword 'Low Power'

Downloads: 181 | Weekly Hits: ⮙6 | Monthly Hits: ⮙22

Informative Article, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015

Pages: 188 - 191

Realization of Smart City Using 5G Cognitive Radio

Lalit Chettri, Syed Sazad

Share this Article

Downloads: 48 | Monthly Hits: ⮙14

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 3, March 2021

Pages: 962 - 965

Design of Air Quality Analysis Monitoring Using LoRaMOTE Developing Module

Dr. L. Thulasimani, S. Sangeetha Mary, Vimalathithan Rathinasabapathy

Share this Article

Downloads: 93 | Weekly Hits: ⮙2 | Monthly Hits: ⮙14

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014

Pages: 481 - 483

Communication of Multi Mobile-Robots Based On ZigBee Network

Taskeen Sultana, Zeenath

Share this Article

Downloads: 100 | Weekly Hits: ⮙1 | Monthly Hits: ⮙12

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 1180 - 1185

A Fast-Locking All-Digital Deskew Buffer with DCC using Digital-Controlled Delay Line

A.Ashwini, H. Shravan Kumar

Share this Article

Downloads: 100

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 2286 - 2288

Realization of Programmable PRPG with Enhanced Fault Coverage Gradient

Lakshmi Asokan, Jeena Maria Cherian

Share this Article

Similar Articles with Keyword 'Leakage current'

Downloads: 101 | Monthly Hits: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1597 - 1602

Design Of 7T SRAM Cell Using Self-Controllable Voltage Level Circuit to Achieve Low Power

Vema Vishnu Priya, G.Ramesh

Share this Article

Downloads: 108

Comparative Studies, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 764 - 767

Design Low Power 10t and Comparison 16t, 14t and 11t Full Adder Using Invariant Parameter at 45nm Technology

Umashankar Dhepra, Rajkumar Gehlot

Share this Article

Downloads: 109

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 7 Issue 1, January 2018

Pages: 1367 - 1371

Reduction of Current Collapse and Leakage Current in AlGaN/GaN Double Channel HEMT

Sarita Gangwar

Share this Article

Downloads: 110

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014

Pages: 1731 - 1733

Leakage Power Reduction in CMOS XOR Full Adder Using Power Gating With GDI Technique

Piyush Sharma, Ghanshyam Jangid

Share this Article

Downloads: 110

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 1043 - 1047

Complementary Metal-Oxide Semiconductor: A Review

Komal Rohilla, Ritu Pahwa, Shaifali Ruhil

Share this Article

Similar Articles with Keyword 'Static Random Access Memory SRAM'

Downloads: 101 | Monthly Hits: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1597 - 1602

Design Of 7T SRAM Cell Using Self-Controllable Voltage Level Circuit to Achieve Low Power

Vema Vishnu Priya, G.Ramesh

Share this Article

Downloads: 103

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1862 - 1867

FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations

Lekshmipriya S., Suby Varghese

Share this Article



Top