Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 8, August 2015
Design Of 7T SRAM Cell Using Self-Controllable Voltage Level Circuit to Achieve Low Power
Vema Vishnu Priya, G.Ramesh
Modern ICs are enormously complicated due to decrease in device size and increase in chip density involving several millions of transistors per chip. The rules for what can and cannot be manufactured leads to a tremendous increase in complexity due to the amount of power dissipation is increased. Power dissipation can be in various forms as dynamic, subthreshold, etc. In this project first, a low power 7T SRAM Cell is designed and later it is build with Self-controllable Voltage level circuit for maintaining low power consumption and high performance. A Self-Controllable Voltage Level (SVL) Circuit can supply a maximum dc voltage when the load circuits are in active mode or it can also decrease the dc voltage supplied to a load circuit which is said to be in standby mode. This SVL circuit can reduce standby leakage power of CMOS logic circuits drastically with minimum chip size and speed by considering 7T as load circuit. Furthermore, it can also be applied to memories and registers, because such circuits using SVL technique can retain data even in the standby mode. The entire simulations have been done on 180nm single n-well CMOS bulk technology, in virtuoso platform of cadence tool with the supply voltage 0.7V and frequency of 25MHz.
Keywords: Low Power, Leakage current, Static Random Access Memory SRAM, Self Controllable Voltage Level SVL
Edition: Volume 4 Issue 8, August 2015
Pages: 1597 - 1602
How to Cite this Article?
Vema Vishnu Priya, G.Ramesh, "Design Of 7T SRAM Cell Using Self-Controllable Voltage Level Circuit to Achieve Low Power", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB157674, Volume 4 Issue 8, August 2015, 1597 - 1602
127 PDF Views | 92 PDF Downloads
Similar Articles with Keyword 'Low Power'
Informative Article, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015
Pages: 188 - 191Realization of Smart City Using 5G Cognitive Radio
Lalit Chettri, Syed Sazad
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014
Pages: 481 - 483Communication of Multi Mobile-Robots Based On ZigBee Network
Taskeen Sultana, Zeenath
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015
Pages: 1180 - 1185A Fast-Locking All-Digital Deskew Buffer with DCC using Digital-Controlled Delay Line
A.Ashwini, H. Shravan Kumar
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015
Pages: 257 - 260Low Phase Noise Ring Oscillator Using Current Steering Technique
G. Gopal, Sri M. Madhusudhan Reddy
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 1723 - 1726Low Power Spectral Analysis for Built in Self Test by Using System on Chip
L. Maheswari, B. V. P. Prasad
Similar Articles with Keyword 'Leakage current'
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015
Pages: 1043 - 1047Complementary Metal-Oxide Semiconductor: A Review
Komal Rohilla, Ritu Pahwa, Shaifali Ruhil
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015
Pages: 1597 - 1602Design Of 7T SRAM Cell Using Self-Controllable Voltage Level Circuit to Achieve Low Power
Vema Vishnu Priya, G.Ramesh
Comparative Studies, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 764 - 767Design Low Power 10t and Comparison 16t, 14t and 11t Full Adder Using Invariant Parameter at 45nm Technology
Umashankar Dhepra, Rajkumar Gehlot
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014
Pages: 1731 - 1733Leakage Power Reduction in CMOS XOR Full Adder Using Power Gating With GDI Technique
Piyush Sharma, Ghanshyam Jangid
Survey Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 1324 - 1330A Survey on Analytical Delay Models for CMOS Inverter-Transmission Gate Structure
Sreelakshmi V., Dr. K. Gnana Sheela
Similar Articles with Keyword 'Static Random Access Memory SRAM'
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 1862 - 1867FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations
Lekshmipriya S., Suby Varghese
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015
Pages: 1597 - 1602Design Of 7T SRAM Cell Using Self-Controllable Voltage Level Circuit to Achieve Low Power
Vema Vishnu Priya, G.Ramesh