VLSI Design in Terms of Power System
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Downloads: 104

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 8, August 2015

VLSI Design in Terms of Power System

Bhawana Singh, Nidhi Goyal

Power dissipation has become an important consideration as performance and area for VLSI Chip design. With shrinking technology reducing power consumption and over all power management on chip are the key challenges below 100nm due to increased complexity. For many designs, optimization of power is important as timing due to the need to reduce package cost and extended battery life. It has been shown that scheming VLSI for power entails a design methodology at every level of the design grading. The main components of such a methodology are estimation and optimization, the classical analysis and amalgamation pair. In order to estimate and optimize the power consumption of a digital circuit it is necessary to know how energy is intemperate. The way each factor interrelates with the others will also clarify the effects these elements have on every VLSI design stage. This analysis will determine which elements can be disregarded within a specific design environment.

Keywords: VLSI Design, Very Large Scale Integrated, Current Characterization Methodology, Power Methodology

Edition: Volume 4 Issue 8, August 2015

Pages: 903 - 904

Share this Article

How to Cite this Article?

Bhawana Singh, Nidhi Goyal, "VLSI Design in Terms of Power System", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB157496, Volume 4 Issue 8, August 2015, 903 - 904

Enter Your Email Address




Similar Articles with Keyword 'VLSI Design'

Downloads: 104

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 903 - 904

VLSI Design in Terms of Power System

Bhawana Singh, Nidhi Goyal

Share this Article

Downloads: 106 | Weekly Hits: ⮙1 | Monthly Hits: ⮙10

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 901 - 904

Low Power 8 Bit quantum ALU Implementation Using Reversible Logic Structure

Vijay G. Roy, P. R. Indurkar, D. M. Khatri

Share this Article

Downloads: 106

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1409 - 1413

Design and Analysis of Asynchronous 16*16 Adiabatic Vedic Multiplier Using ECRL and EEAL Logic

C. S. Harmya Sreeja, N. Sri Krishna Yadav

Share this Article

Downloads: 107 | Monthly Hits: ⮙5

Survey Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 667 - 674

A Survey on VLSI Based Energy Conservation Techniques

Rakhi B. Menon, Gnana Sheela K

Share this Article

Downloads: 108

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1214 - 1218

Review on Different Types of Power Efficient Adiabatic Logics

Vijendra Pratap Singh, Dr. S.R.P Sinha

Share this Article



Top