International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Since Year 2012 | Open Access | Double Blind Reviewed

ISSN: 2319-7064



Downloads: 128

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 8, August 2015


Sum to Modified Booth Recoding Techniques for Efficient Design of the Fused Add-Multiply Operator

D.S. Vanaja | S. Sandeep


Abstract: Digital Signal Processing (DSP) applications carry out a large number of complex arithmetic operations. Multiplier plays an important role in high performance of the system, reduce the power and area. In this paper we focus on optimizing the design of Fused Add Multiply (FAM) operator for increasing performance. We introduce new techniques to implement the direct recoding of the sum of two numbers in its Modified Booth (MB) form. We propose a structured and efficient recoding technique and explore three different schemes by incorporating them in Fused Add Multiply (FAM) designs. Comparing the proposed FAM designs with existing recoding schemes, the proposed technique gives considerable reductions in terms of critical delay, power consumption and hardware complexity of the FAM unit.


Keywords: Add-Multiply operation, Arithmetic circuits, Modified Booth recoding, VLSI design


Edition: Volume 4 Issue 8, August 2015,


Pages: 829 - 834


How to Download this Article?

Type your Email Address Below, Click Anywhere Outside the Box, That will Activate the Download Button




How to Cite this Article?

D.S. Vanaja, S. Sandeep, "Sum to Modified Booth Recoding Techniques for Efficient Design of the Fused Add-Multiply Operator", International Journal of Science and Research (IJSR), Volume 4 Issue 8, August 2015, pp. 829-834, https://www.ijsr.net/get_abstract.php?paper_id=SUB157466



Similar Articles with Keyword 'Arithmetic circuits'

Downloads: 104

Case Studies, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2343 - 2346

Simulation of Different bit Carry-Skip Adder in Verilog

Sangeeta Rani | Sachin Kumar [11]

Share this Article

Downloads: 105

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1843 - 1847

Design of 8 x 8 Vedic Multiplier using Quaternary-Logic & Pipelining Architecture

Vivek D. Wanjari | Prof. R. N. Mandavgane [2] | Prof. Shailesh Sakhare

Share this Article


Top