Design and Implementation of Adiabatic Logic for Low Power Application
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 8, August 2015

Design and Implementation of Adiabatic Logic for Low Power Application

Vijendra Pratap Singh, Dr. S. R. P. Sinha

This paper shows a new Adiabatic approach known as Complementary Pass Transistor Adiabatic Logic. Power minimization is the first priority of VLSI designers. The dynamic power requirement of CMOS circuits is a major concern in the design of personal information systems and large computers. The clocking mechanism used in Adiabatic logic is different from those of standard CMOS circuits. The Recovery phase of the power clock is used to recover charge from the load capacitor. Adiabatic logic provides a way to reuse the energy stored in load capacitors rather than the conventional way of discharging the load capacitors to the ground and wasting this energy. This paper shows the low power dissipation of Adiabatic logic by presenting the results of various designs (an inverter, two input AND gate, two input NAND gate, two input XOR gate). All simulations are carried out by TSPICE 14.1 and technology used is 90nm.

Keywords: Adiabatic logic, CPAL, Energy Recovery, Static CMOS, Low Power, Energy dissipation, Power clock

Edition: Volume 4 Issue 8, August 2015

Pages: 930 - 934

Share this Article

How to Cite this Article?

Vijendra Pratap Singh, Dr. S. R. P. Sinha, "Design and Implementation of Adiabatic Logic for Low Power Application", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB157441, Volume 4 Issue 8, August 2015, 930 - 934

118 PDF Views | 104 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Adiabatic logic'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1409 - 1413

Design and Analysis of Asynchronous 16*16 Adiabatic Vedic Multiplier Using ECRL and EEAL Logic

C. S. Harmya Sreeja, N. Sri Krishna Yadav

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1214 - 1218

Review on Different Types of Power Efficient Adiabatic Logics

Vijendra Pratap Singh, Dr. S.R.P Sinha

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016

Pages: 2433 - 2438

A Novel Design of Low Power 4:2 Compressor using Adiabatic Logic

Shaswat Singh Bhardwaj, Vishal Moyal

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 6, June 2016

Pages: 2363 - 2367

Design and Analysis of f2g Gate using Adiabatic Technique

Renganayaki.G, Thiyagu.P

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 2089 - 2092

Low Power Security System by Using Dral

B. Rashika, R. Ramadoss

Share this Article

Similar Articles with Keyword 'Energy Recovery'

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1214 - 1218

Review on Different Types of Power Efficient Adiabatic Logics

Vijendra Pratap Singh, Dr. S.R.P Sinha

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016

Pages: 2433 - 2438

A Novel Design of Low Power 4:2 Compressor using Adiabatic Logic

Shaswat Singh Bhardwaj, Vishal Moyal

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 930 - 934

Design and Implementation of Adiabatic Logic for Low Power Application

Vijendra Pratap Singh, Dr. S. R. P. Sinha

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 9, September 2016

Pages: 1554 - 1558

Ultra Low Power Design of Combinational Logic Circuits

M. Shyam Sundar

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 43 - 45

Low Power Circuit Design Using Positive Feedback Adiabatic Logic

Arjun Mishra, Neha Singh

Share this Article

Similar Articles with Keyword 'Static CMOS'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 943 - 949

Design and Analysis of CMOS Multipliers at 180nm and 350nm

Jagmeet Singh, Hardeep Singh

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1214 - 1218

Review on Different Types of Power Efficient Adiabatic Logics

Vijendra Pratap Singh, Dr. S.R.P Sinha

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 930 - 934

Design and Implementation of Adiabatic Logic for Low Power Application

Vijendra Pratap Singh, Dr. S. R. P. Sinha

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 9, September 2016

Pages: 1554 - 1558

Ultra Low Power Design of Combinational Logic Circuits

M. Shyam Sundar

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 902 - 907

Design and Analysis of Low Power High Speed Hybrid Alternative Full Adder Circuits

Shreedevi, Taranath H. B

Share this Article

Similar Articles with Keyword 'Low Power'

Informative Article, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015

Pages: 188 - 191

Realization of Smart City Using 5G Cognitive Radio

Lalit Chettri, Syed Sazad

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014

Pages: 481 - 483

Communication of Multi Mobile-Robots Based On ZigBee Network

Taskeen Sultana, Zeenath

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 1180 - 1185

A Fast-Locking All-Digital Deskew Buffer with DCC using Digital-Controlled Delay Line

A.Ashwini, H. Shravan Kumar

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015

Pages: 257 - 260

Low Phase Noise Ring Oscillator Using Current Steering Technique

G. Gopal, Sri M. Madhusudhan Reddy

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014

Pages: 2286 - 2288

A Review on Reversible Logic Gate Multipliers

Supreetha Rao, Supreetha M, Vidya Venkatesh, Prajna

Share this Article

Similar Articles with Keyword 'Energy dissipation'

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1214 - 1218

Review on Different Types of Power Efficient Adiabatic Logics

Vijendra Pratap Singh, Dr. S.R.P Sinha

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 2089 - 2092

Low Power Security System by Using Dral

B. Rashika, R. Ramadoss

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015

Pages: 2143 - 2148

Design and Implementation of 8 BIT Vedic Multipliers USING HNG Gates

Illa Bharti, Manisha Waje

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 930 - 934

Design and Implementation of Adiabatic Logic for Low Power Application

Vijendra Pratap Singh, Dr. S. R. P. Sinha

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016

Pages: 1585 - 1589

Adiabatic Logic Circuits for Low Power VLSI Applications

Durgesh Patel, Dr. S. R. P. Sinha, Meenakshi Shree

Share this Article

Similar Articles with Keyword 'Power clock'

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1214 - 1218

Review on Different Types of Power Efficient Adiabatic Logics

Vijendra Pratap Singh, Dr. S.R.P Sinha

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016

Pages: 2433 - 2438

A Novel Design of Low Power 4:2 Compressor using Adiabatic Logic

Shaswat Singh Bhardwaj, Vishal Moyal

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 1386 - 1390

Performance Analysis of Voltage Scaled Low Power Clock Distribution Network with Different Frequencies

Deepak P. Jose, C. P Sureshkumar

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 930 - 934

Design and Implementation of Adiabatic Logic for Low Power Application

Vijendra Pratap Singh, Dr. S. R. P. Sinha

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 6, June 2016

Pages: 1270 - 1274

Design and Analysis of Full Adder Using Adiabatic Logic

Durgesh Patel, Dr. S. R. P. Sinha

Share this Article
Top