International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Open Access | Fully Refereed | Peer Reviewed

ISSN: 2319-7064




Downloads: 116

Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 8, August 2015


Design and Implementation of Adiabatic Logic for Low Power Application

Vijendra Pratap Singh, Dr. S. R. P. Sinha


Abstract: This paper shows a new Adiabatic approach known as Complementary Pass Transistor Adiabatic Logic. Power minimization is the first priority of VLSI designers. The dynamic power requirement of CMOS circuits is a major concern in the design of personal information systems and large computers. The clocking mechanism used in Adiabatic logic is different from those of standard CMOS circuits. The Recovery phase of the power clock is used to recover charge from the load capacitor. Adiabatic logic provides a way to reuse the energy stored in load capacitors rather than the conventional way of discharging the load capacitors to the ground and wasting this energy. This paper shows the low power dissipation of Adiabatic logic by presenting the results of various designs (an inverter, two input AND gate, two input NAND gate, two input XOR gate). All simulations are carried out by TSPICE 14.1 and technology used is 90nm.


Keywords: Adiabatic logic, CPAL, Energy Recovery, Static CMOS, Low Power, Energy dissipation, Power clock


Edition: Volume 4 Issue 8, August 2015,


Pages: 930 - 934


How to Cite this Article?

Vijendra Pratap Singh, Dr. S. R. P. Sinha, "Design and Implementation of Adiabatic Logic for Low Power Application", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=SUB157441, Volume 4 Issue 8, August 2015, 930 - 934

How to Share this Article?

Enter Your Email Address


Similar Articles with Keyword 'Adiabatic logic'

Downloads: 105

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016

Pages: 2433 - 2438

A Novel Design of Low Power 4:2 Compressor using Adiabatic Logic

Shaswat Singh Bhardwaj, Vishal Moyal

Share this Article

Downloads: 107

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1409 - 1413

Design and Analysis of Asynchronous 16*16 Adiabatic Vedic Multiplier Using ECRL and EEAL Logic

C. S. Harmya Sreeja, N. Sri Krishna Yadav

Share this Article

Similar Articles with Keyword 'Energy Recovery'

Downloads: 105

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016

Pages: 2433 - 2438

A Novel Design of Low Power 4:2 Compressor using Adiabatic Logic

Shaswat Singh Bhardwaj, Vishal Moyal

Share this Article

Downloads: 109 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1214 - 1218

Review on Different Types of Power Efficient Adiabatic Logics

Vijendra Pratap Singh, Dr. S.R.P Sinha

Share this Article

Similar Articles with Keyword 'Static CMOS'

Downloads: 107 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 943 - 949

Design and Analysis of CMOS Multipliers at 180nm and 350nm

Jagmeet Singh, Hardeep Singh

Share this Article

Downloads: 109 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1214 - 1218

Review on Different Types of Power Efficient Adiabatic Logics

Vijendra Pratap Singh, Dr. S.R.P Sinha

Share this Article

Similar Articles with Keyword 'Low Power'

Downloads: 190 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Informative Article, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015

Pages: 188 - 191

Realization of Smart City Using 5G Cognitive Radio

Lalit Chettri, Syed Sazad

Share this Article

Downloads: 1

Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 9, September 2021

Pages: 122 - 125

Design of 256 x 256 bit Vedic Multiplier

Aishwarya K M, Dr. Kiran V

Share this Article

Similar Articles with Keyword 'Energy dissipation'

Downloads: 109

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 2089 - 2092

Low Power Security System by Using Dral

B. Rashika, R. Ramadoss

Share this Article

Downloads: 109 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1214 - 1218

Review on Different Types of Power Efficient Adiabatic Logics

Vijendra Pratap Singh, Dr. S.R.P Sinha

Share this Article

Similar Articles with Keyword 'Power clock'

Downloads: 105

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016

Pages: 2433 - 2438

A Novel Design of Low Power 4:2 Compressor using Adiabatic Logic

Shaswat Singh Bhardwaj, Vishal Moyal

Share this Article

Downloads: 107

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 1386 - 1390

Performance Analysis of Voltage Scaled Low Power Clock Distribution Network with Different Frequencies

Deepak P. Jose, C. P Sureshkumar

Share this Article

Similar Articles with Keyword 'Adiabatic'

Downloads: 105

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016

Pages: 2433 - 2438

A Novel Design of Low Power 4:2 Compressor using Adiabatic Logic

Shaswat Singh Bhardwaj, Vishal Moyal

Share this Article

Downloads: 107

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1409 - 1413

Design and Analysis of Asynchronous 16*16 Adiabatic Vedic Multiplier Using ECRL and EEAL Logic

C. S. Harmya Sreeja, N. Sri Krishna Yadav

Share this Article

Similar Articles with Keyword 'logic'

Downloads: 127

Research Paper, Electronics & Communication Engineering, India, Volume 7 Issue 6, June 2018

Pages: 1662 - 1664

Enhancement of Gray Level Image by Fuzzy and Filter Technique

Monalisa Pandey, Pankaj Sharma

Share this Article

Downloads: 1

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 10, October 2021

Pages: 762 - 764

Smart Antennas: Technological Advancement for Wireless Communication Networks

Jyoti Jha

Share this Article
Top