Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 8, August 2015
Design and Implementation of Adiabatic Logic for Low Power Application
Vijendra Pratap Singh, Dr. S. R. P. Sinha
This paper shows a new Adiabatic approach known as Complementary Pass Transistor Adiabatic Logic. Power minimization is the first priority of VLSI designers. The dynamic power requirement of CMOS circuits is a major concern in the design of personal information systems and large computers. The clocking mechanism used in Adiabatic logic is different from those of standard CMOS circuits. The Recovery phase of the power clock is used to recover charge from the load capacitor. Adiabatic logic provides a way to reuse the energy stored in load capacitors rather than the conventional way of discharging the load capacitors to the ground and wasting this energy. This paper shows the low power dissipation of Adiabatic logic by presenting the results of various designs (an inverter, two input AND gate, two input NAND gate, two input XOR gate). All simulations are carried out by TSPICE 14.1 and technology used is 90nm.
Keywords: Adiabatic logic, CPAL, Energy Recovery, Static CMOS, Low Power, Energy dissipation, Power clock
Edition: Volume 4 Issue 8, August 2015
Pages: 930 - 934
How to Cite this Article?
Vijendra Pratap Singh, Dr. S. R. P. Sinha, "Design and Implementation of Adiabatic Logic for Low Power Application", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB157441, Volume 4 Issue 8, August 2015, 930 - 934
23 PDF Views | 30 PDF Downloads
Similar Articles with Keyword 'Adiabatic logic'
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016
Pages: 1585 - 1589Adiabatic Logic Circuits for Low Power VLSI Applications
Durgesh Patel, Dr. S. R. P. Sinha, Meenakshi Shree
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016
Pages: 2433 - 2438A Novel Design of Low Power 4:2 Compressor using Adiabatic Logic
Shaswat Singh Bhardwaj, Vishal Moyal
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 6, June 2016
Pages: 2363 - 2367Design and Analysis of f2g Gate using Adiabatic Technique
Renganayaki.G, Thiyagu.P
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 9, September 2016
Pages: 1554 - 1558Ultra Low Power Design of Combinational Logic Circuits
M. Shyam Sundar
Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 1, January 2017
Pages: 2320 - 2323Implementation of Low Power Adiabatic based Inverter for Dynamic Comparator
Heena Parveen, Vishal Moyal
Similar Articles with Keyword 'Energy Recovery'
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016
Pages: 1585 - 1589Adiabatic Logic Circuits for Low Power VLSI Applications
Durgesh Patel, Dr. S. R. P. Sinha, Meenakshi Shree
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016
Pages: 2433 - 2438A Novel Design of Low Power 4:2 Compressor using Adiabatic Logic
Shaswat Singh Bhardwaj, Vishal Moyal
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 9, September 2016
Pages: 1554 - 1558Ultra Low Power Design of Combinational Logic Circuits
M. Shyam Sundar
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015
Pages: 930 - 934Design and Implementation of Adiabatic Logic for Low Power Application
Vijendra Pratap Singh, Dr. S. R. P. Sinha
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 1214 - 1218Review on Different Types of Power Efficient Adiabatic Logics
Vijendra Pratap Singh, Dr. S.R.P Sinha
Similar Articles with Keyword 'Static CMOS'
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014
Pages: 943 - 949Design and Analysis of CMOS Multipliers at 180nm and 350nm
Jagmeet Singh, Hardeep Singh
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016
Pages: 1585 - 1589Adiabatic Logic Circuits for Low Power VLSI Applications
Durgesh Patel, Dr. S. R. P. Sinha, Meenakshi Shree
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016
Pages: 902 - 907Design and Analysis of Low Power High Speed Hybrid Alternative Full Adder Circuits
Shreedevi, Taranath H. B
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 9, September 2016
Pages: 1554 - 1558Ultra Low Power Design of Combinational Logic Circuits
M. Shyam Sundar
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015
Pages: 930 - 934Design and Implementation of Adiabatic Logic for Low Power Application
Vijendra Pratap Singh, Dr. S. R. P. Sinha
Similar Articles with Keyword 'Low Power'
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015
Pages: 2335 - 2340Analysis of Design of Schmitt Trigger Based SRAM Cell Using a Novel Power Reduction Technique
J. Madhuri, S. Anitha
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016
Pages: 2286 - 2288Realization of Programmable PRPG with Enhanced Fault Coverage Gradient
Lakshmi Asokan, Jeena Maria Cherian
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 2218 - 2222A Power Efficient Design of Reversible RAM Using Pseudo Reed-Muller Expression
Shibinu A. R, Rajkumar.P
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 2737 - 2741A Hierarchical Design of High Performance Carry Select Adder Using Reversible Logic
Amol D. Rewatkar, R. N. Mandavgane, S. R. Vaidya
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015
Pages: 257 - 260Low Phase Noise Ring Oscillator Using Current Steering Technique
G. Gopal, Sri M. Madhusudhan Reddy
Similar Articles with Keyword 'Energy dissipation'
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015
Pages: 2143 - 2148Design and Implementation of 8 BIT Vedic Multipliers USING HNG Gates
Illa Bharti, Manisha Waje
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016
Pages: 1585 - 1589Adiabatic Logic Circuits for Low Power VLSI Applications
Durgesh Patel, Dr. S. R. P. Sinha, Meenakshi Shree
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015
Pages: 930 - 934Design and Implementation of Adiabatic Logic for Low Power Application
Vijendra Pratap Singh, Dr. S. R. P. Sinha
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 6, June 2016
Pages: 1270 - 1274Design and Analysis of Full Adder Using Adiabatic Logic
Durgesh Patel, Dr. S. R. P. Sinha
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 2089 - 2092Low Power Security System by Using Dral
B. Rashika, R. Ramadoss
Similar Articles with Keyword 'Power clock'
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016
Pages: 2433 - 2438A Novel Design of Low Power 4:2 Compressor using Adiabatic Logic
Shaswat Singh Bhardwaj, Vishal Moyal
Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 1386 - 1390Performance Analysis of Voltage Scaled Low Power Clock Distribution Network with Different Frequencies
Deepak P. Jose, C. P Sureshkumar
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015
Pages: 930 - 934Design and Implementation of Adiabatic Logic for Low Power Application
Vijendra Pratap Singh, Dr. S. R. P. Sinha
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 6, June 2016
Pages: 1270 - 1274Design and Analysis of Full Adder Using Adiabatic Logic
Durgesh Patel, Dr. S. R. P. Sinha
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 1214 - 1218Review on Different Types of Power Efficient Adiabatic Logics
Vijendra Pratap Singh, Dr. S.R.P Sinha