International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064



M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 8, August 2015

8Kb Logic Compatible DRAM based Memory Design for Low Power Systems

Harshita Shrivastava, Rajesh Khatri

8Kb DRAM based memory is implemented for low power systems. 3T DRAM gain cell utilizing preferential boosting is used to achieve large data retention time and low leakage current which contributes to low power consumption. Current mode sense amplifier is designed for read operation to achieve high speed which gives output in voltage mode. There are two 4Kb sections in memory architecture which are controlled by internal control circuitry. This architecture has simplest write back circuitry. This Design performs all specific memory functions. This test memory has 20 pins. This design is done in 180nm CMOS technology

Keywords: DRAM, Decoder, Sense amplifier, Control circuit, Logic gates

Edition: Volume 4 Issue 8, August 2015

Pages: 1267 - 1271

Share this Article

How to Cite this Article?

Harshita Shrivastava, Rajesh Khatri, "8Kb Logic Compatible DRAM based Memory Design for Low Power Systems", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB157372, Volume 4 Issue 8, August 2015, 1267 - 1271

34 PDF Views | 33 PDF Downloads

Download Article PDF

Similar Articles with Keyword 'DRAM'

Research Paper, Electronics & Communication Engineering, China, Volume 4 Issue 2, February 2015

Pages: 1743 - 1747

Design and Implementation of an Accidental Fall Detection System for Elderly

Enku Yosef Kefyalew, Abubakr Rahmtalla Abdalla Mohamed

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1267 - 1271

8Kb Logic Compatible DRAM based Memory Design for Low Power Systems

Harshita Shrivastava, Rajesh Khatri

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 1, January 2016

Pages: 1000 - 1002

A New Technique of Auction Based Spectrum Allocation for CR Network

Jyoti Shivshankar Swami, Sangita Nikumbh

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 6 Issue 8, August 2017

Pages: 1086 - 1089

Design and Simulation of a Multiport Memory Controller for Communication between Master and Slave Port

Tejaswini A Mahajan, Mahesh Neelagar, T C Thanuja

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 450 - 455

Reconfigurable FPGA Implementation of FIR Filter using Modified DA Method

M. Backia Lakshmi, D. Sellathambi

Share this Article

Similar Articles with Keyword 'Decoder'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2184 - 2187

BER Analysis of Turbo Coded Channel

Dinesh Verma, Manish Kumar

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 2, February 2014

Pages: 392 - 396

Design of Low Power Novel Viterbi Decoder Using Multiple Threshold CMOS Logic

B. Vijayapriya, B. M. Prabhu

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 2033 - 2034

LDPC Minimum Sum Algorithm Decoder with Weight (3, 6) Regular Parity Check Matrix: A Review

Mamta Prakash, Girraj Prasad Rathore

Share this Article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1689 - 1694

A New Methodology for Error Detection and Correction to Realize Fault Tolerant Memory

Neethu V, Anju S L

Share this Article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1874 - 1878

Reusable SOLS Encoder for DSRC Applications

Arya Krishnan, Anusree L. S.

Share this Article

Similar Articles with Keyword 'Sense amplifier'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1267 - 1271

8Kb Logic Compatible DRAM based Memory Design for Low Power Systems

Harshita Shrivastava, Rajesh Khatri

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 6 Issue 4, April 2017

Pages: 1301 - 1305

Design and Performance Evaluation of DRAM Memory Array on Different Technologies

Neha Singla, Veena

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 329 - 332

Low Power 1 bit Adiabatic SRAM Cell Design

Shobha Goutam, D. K. Mishra

Share this Article

Similar Articles with Keyword 'Control circuit'

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 1441 - 1445

Design of Low Power Phase Frequency Detectors and VCO using 45nm CMOS Technology

Rajani Kanta Sutar, M.Jasmin, S. Beulah Hemalatha

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1267 - 1271

8Kb Logic Compatible DRAM based Memory Design for Low Power Systems

Harshita Shrivastava, Rajesh Khatri

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1041 - 1043

Implementation of High Throughput Radix-16 FFT Algorithm

K. Swetha Sree, T. Lakshmi Narayana

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 12, December 2013

Pages: 44 - 49

Design and Analysis of Energy Efficient Semi-Serial Link for On-Chip Communication

M. Chennakesavulu, J. Raghu

Share this Article

Similar Articles with Keyword 'Logic gates'

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 1503 - 1506

Implementation of KL Algorithm for Partitioning using Perl

Swapnil D. Ninawe, Pranali D. Surkar

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 7, July 2016

Pages: 2170 - 2173

Design of High Speed Flash Analog to Digital Converter Using Multiplexer and Comparator

Rana Vikram Pratap Singh Yadav, Neelam Srivastava

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 901 - 904

Low Power 8 Bit quantum ALU Implementation Using Reversible Logic Structure

Vijay G. Roy, P. R. Indurkar, D. M. Khatri

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 770 - 773

Design of Bi-directional Switching Circuit to Generate Odd Parity Bits for Decimal Numbers Expressed in BCD Code Using Single Electron Device Based Threshold Logic Gates

Dr. Jayanta Gope, Krishnendu Saha

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014

Pages: 2221 - 2224

Implementation of Low Power Ternary Logic Gates using CMOS Technology

V. T. Gaikwad, Dr. P. R. Deshmukh

Share this Article



Top