International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Open Access | Fully Refereed | Peer Reviewed

ISSN: 2319-7064


Downloads: 105

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 7, July 2015


High Speed Radix-10 Multiplication Using Redundant BCD Codes

T. Sudha, T. Jyothi


Abstract: In this paper, We propose an algorithm and architecture of a BCD parallel multiplier that exploits some properties of two different redundant BCD codes to speed up its computation. In this paper, we also develop new techniques to reduce the latency and area of previous representative high performance implementations. The Partial products are generated in parallel using a signed-digit radix-10 recoding of BCD multiplier with the digit set [-5, 5], and set of positive multiplicand multiples (0X, 1X, 2X, 3X, 4X, 5X) coded in excess-3 code (XS-3). This encoding has many advantages. First, it is self-complementing codes, so that a negative multiplicand multiple can be obtained by just inverting bits of the corresponding positive one. The available redundancy allows a fast and simple generation of multiplicand multiples in a carry free way. The partial products can be recoded to the overloaded BCD representation (ODDS) by just adding a constant factor into the partial product reduction tree. To show the advantages of our proposed architecture, we have synthesized a RTL model for 16 x 16-digit multiplications and performed a comparative survey of the existing representative designs. We show that the proposed multiplier has an area improvement roughly in the range 20-35 percent for similar target delays with respect to the fastest implementation.


Keywords: Parallel multiplication, decimal hardware, overloaded BCD representation, redundant excess-3 code, redundant arithmetic


Edition: Volume 4 Issue 7, July 2015,


Pages: 2368 - 2373


How to Cite this Article?

T. Sudha, T. Jyothi, "High Speed Radix-10 Multiplication Using Redundant BCD Codes", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=SUB157036, Volume 4 Issue 7, July 2015, 2368 - 2373

How to Share this Article?

Enter Your Email Address


Similar Articles with Keyword 'Parallel'

Downloads: 124 | Weekly Hits: ⮙1 | Monthly Hits: ⮙3

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 108 - 112

Design and Simulation of Four Stage Pipelining Architecture Using the Verilog

Rakesh M. R

Share this Article

Downloads: 102

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 9, September 2016

Pages: 1074 - 1075

Developing a Scheme that Reduces the Protection Liability

Bonala Srinath, G. Purna Chender Rao

Share this Article

Similar Articles with Keyword 'multiplication'

Downloads: 99

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 3033 - 3036

FIR Interpolation Filter for Multi-Standard Digital Up Converter Using FPGA

Chaithra M. R., Yashwanth N

Share this Article

Downloads: 103

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014

Pages: 2286 - 2288

A Review on Reversible Logic Gate Multipliers

Supreetha Rao, Supreetha M, Vidya Venkatesh, Prajna

Share this Article

Similar Articles with Keyword 'decimal'

Downloads: 110

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 169 - 171

A Review: Design and Simulation of Binary Floating Point Multiplier Using VHDL

Ujjwala V. Chaudhari, Prof A. P. Dhande

Share this Article

Downloads: 114

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1503 - 1509

Implementation of Decimal Matrix Code For Multiple Cell Upsets in Memory

Shwetha N, Shambhavi S

Share this Article

Similar Articles with Keyword 'hardware'

Downloads: 135 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa, S. Salaiselvapathy

Share this Article

Downloads: 53

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 3, March 2021

Pages: 143 - 150

VLSI Architecture Design and Implementation of CANNY Edge Detection Subsystem

Ragi R G, Jayaraj U Kidav, Roshith K

Share this Article

Similar Articles with Keyword 'BCD'

Downloads: 106

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014

Pages: 1100 - 1102

Design and Implementation BCD adder Using Integrated Qubit Gates for Quantum Applications

G. Sivakrishna, K. Amarnath, S. Madhava Rao

Share this Article

Downloads: 116

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 127 - 131

A 64 Bit Pipeline Based Decimal Adder Using a New High Speed BCD Adder

Rahul Jain, Khushboo Singh, Ghanshyam Jangid

Share this Article

Similar Articles with Keyword 'representation'

Downloads: 107

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1520 - 1526

Retinal Blood Vessel Segmentation for Diabetic Retinopathy Using Multilayered Thresholding

Chandani Nayak, Lakhwinder Kaur

Share this Article

Downloads: 108

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2764 - 2766

HMM Based Distributed Speech Processing Distributed Speech Recognition

Gauri A. Deshpande, Pallavi S. Deshpande

Share this Article

Similar Articles with Keyword 'redundant'

Downloads: 102

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 9, September 2016

Pages: 1074 - 1075

Developing a Scheme that Reduces the Protection Liability

Bonala Srinath, G. Purna Chender Rao

Share this Article

Downloads: 110

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 6 Issue 4, April 2017

Pages: 2490 - 2494

An Optimized FPGA Implementation of RSD Based ECC Processor

M. Rajeswari, M. Vijaya Laxmi

Share this Article

Similar Articles with Keyword 'code'

Downloads: 124 | Weekly Hits: ⮙1 | Monthly Hits: ⮙3

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 108 - 112

Design and Simulation of Four Stage Pipelining Architecture Using the Verilog

Rakesh M. R

Share this Article

Downloads: 152

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 130 - 134

Segmentation of Touching Characters in Indian Scripts

B. Hari Kumar, N. Sateesh

Share this Article

Similar Articles with Keyword 'arithmetic'

Downloads: 1

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021

Pages: 1498 - 1500

Design of Efficient Braun Multiplier for Arithmetic Applications

Telagamalla Gopi

Share this Article

Downloads: 61

Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 1042 - 1046

Renovated 32 Bit ALU Using Hybrid Techniques

Manju Davis, Uma N

Share this Article
Top