Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 7, July 2015
Development of Low Cost Smart Antenna System and its FPGA Implementation
Harshveer Singh Grewal, Paramveer Singh Gill
Recently, smart antennas have been proposed as a promising solution that can significantly improve the quality of wireless transmission, which is limited by interference, local scattering, and multipath propagation. The antenna array is combined with digital signal processing to give a narrow beam pattern in response to the received signal by the smart antenna. The weights of the beam-former is calculated by using the adaptive approach which uses reference signal and the direction of the user based on the received signal. The main beam is then directed towards the specific user, while the nulls are adjusted toward the interferers . This paper presents the development of a smart antenna using QD (Quadratic Decomposition) RLS algorithm and its FPGA implementation. FPGA resource estimates and the implementation results have been presented in this paper.
Keywords: Beamforming, Smart Antennas, FPGA, Quadratic Decomposition
Edition: Volume 4 Issue 7, July 2015
Pages: 2430 - 2432
How to Cite this Article?
Harshveer Singh Grewal, Paramveer Singh Gill, "Development of Low Cost Smart Antenna System and its FPGA Implementation", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB156938, Volume 4 Issue 7, July 2015, 2430 - 2432
Similar Articles with Keyword 'Beamforming'
Surveillance and High Speed Analysis of Wireless Gigabit Network
Bhavani Sunkara, Rama Krishna Mullapudi
Applying Opportunistic Scheduling On Miso Wiretap Broadcast Channel
Similar Articles with Keyword 'Smart Antennas'
Smart Antennas Anticipated for Cellular Mobile Communication
N. Sasikiran, M. Sudhakar Reddy, SP. Naredra Reddy
Digital Beamforming Algorithms for Smart Antennas
Ramakrishna, Anuradha S
Similar Articles with Keyword 'FPGA'
An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor
R. Kiruthikaa, S. Salaiselvapathy
VLSI Architecture Design and Implementation of CANNY Edge Detection Subsystem
Ragi R G, Jayaraj U Kidav, Roshith K