Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 7, July 2015
Design and Implementation of Rijindael's Encryption and Decryption Algorithm using NIOS-II Processor
Monika U. Jaiswal, Nilesh A. Mohota
One of the foremost vital problems in communication customary is that the secure transport protocols. This paper can offer a doable resolution for Rijindaels encryption and decoding algorithmic program using NIOS II processor, provided by ALTERA to be enforced in FPGA. We are going to see the performance of Rijindaels AES using NIOS II/e (economic), NIOS II/s (standard) and NIOS II/f (fast). The suggested system is capable of encrypting and decrypting 128, 198 and 256 bits of data. The FPGA has the potential of data processing and hardware modification. The NIOS II is a versatile embedded processor family that represents high performance, lower overall cost, power consumption, complexity combining several functions into one chip. The look of the Rijindael algorithmic program supported NIOS II + FPGA are able to do a better processing speed whereas it occupies comparatively low resources. The inputs and the control of an AES algorithmic program is written in C language and is interfaced with the system using general purpose input and output (GPIO) and also the management part is enforced in software in NIOS II integrated development environment (IDE). The implementation is completed on Cyclone II FPGA kit. The results are analysed on the personnel computer (PC) in IDE console window.
Keywords: Rijindaels algorithm, AES, DES, FPGA, SoPC, NIOS II
Edition: Volume 4 Issue 7, July 2015
Pages: 1477 - 1481
How to Cite this Article?
Monika U. Jaiswal, Nilesh A. Mohota, "Design and Implementation of Rijindael's Encryption and Decryption Algorithm using NIOS-II Processor", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB156712, Volume 4 Issue 7, July 2015, 1477 - 1481
Similar Articles with Keyword 'AES'
DPA Resistant AES Using a True Random Based LFSR Technique
Reenu Tomy, Vinoj P.G.
An Enhanced Approach for Video Encryption using Multilayer and Scrambling through AES Algorithm
Vinay Kumar Soni, Prashant Puri Goswami
Similar Articles with Keyword 'DES'
Realization of Smart City Using 5G Cognitive Radio
Lalit Chettri, Syed Sazad
Design and Simulation of Four Stage Pipelining Architecture Using the Verilog
Rakesh M. R
Similar Articles with Keyword 'FPGA'
An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor
R. Kiruthikaa, S. Salaiselvapathy
VLSI Architecture Design and Implementation of CANNY Edge Detection Subsystem
Ragi R G, Jayaraj U Kidav, Roshith K
Similar Articles with Keyword 'algorithm'
Enhancement of Gray Level Image by Fuzzy and Filter Technique
Monalisa Pandey, Pankaj Sharma
Planning and Optimization Approach using Genetic Algorithms of a New Generation Cellular Network Capitalizing on the Existing Sites
Raphael Nlend, Emmanuel Tonye