International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Since Year 2012 | Open Access | Fully Refereed | Peer Reviewed

ISSN: 2319-7064




Downloads: 110

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 7, July 2015


A Wide Range Level Shifter Using a Self Biased Cascode Current Mirror

Tejas S. Joshi | Priya M. Nerkar


Abstract: Now a days demand of portable devices like multimedia devices, cellular phones, etc. are increasing and we are approaching towards handheld devices which are small in size and which requires large battery life. Power consumption has become most important design factor for VLSI circuits and system in low power devices. The Level shifter plays very critical role in low power devices. Level shifter can interface low voltage to high input-output voltage. The level shifter is used to allow communication between different modules without adding any extra supply pin. This level shifter circuit uses self biased cascode current mirror and CMOS logic gate. The simulation and measurement results were verified using a 22-nm technology.


Keywords: Current Mirror, Level shifter, Subthreshold circuit


Edition: Volume 4 Issue 7, July 2015,


Pages: 1297 - 1300

A Wide Range Level Shifter Using a Self Biased Cascode Current Mirror


How to Cite this Article?

Tejas S. Joshi, Priya M. Nerkar, "A Wide Range Level Shifter Using a Self Biased Cascode Current Mirror", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=SUB156630, Volume 4 Issue 7, July 2015, 1297 - 1300, #ijsrnet

How to Share this Article?

Enter Your Email Address




Similar Articles with Keyword 'Current Mirror'

Downloads: 111

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 987 - 991

Wide Range Enable Level Shifter for Multi-Supply Voltage Designs

Puneet Patil | D Sheshachalam

Share this Article

Downloads: 113

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014

Pages: 1761 - 1766

Simulation and Analysis of Current Conveyor using 0.18um CMOS Technology

Gargi Sharma [3] | Jagandeep Kaur [3] | Neeraj Gupta [3]

Share this Article


Top