A Fast-Locking All-Digital Deskew Buffer with DCC using Digital-Controlled Delay Line
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064



Downloads: 101

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 7, July 2015

A Fast-Locking All-Digital Deskew Buffer with DCC using Digital-Controlled Delay Line

A.Ashwini, H. Shravan Kumar

This paper presents a wide range fast lock all-digital deskew buffer using a digital controlled delay line, which achieves low jitter, fast lock, low power consumption and 50 % duty cycle correction. A cyclic time-to-digital converter is introduced to decrease the locking time in conventional register-controlled delay-locked loop. A balanced edge combiner to achieve 50 % output clock is also presented. A circuit is designed in 0.18m technology to demonstrate the feasibility of the proposed architecture with better figure of merit. The circuit can accept the input clock rates from 250 MHz to 1 GHz to generate close to output clocks with low jitter and phase noise. It owns the capability of closed loop power consumption.

Keywords: Delay-locked loop DLL, Digital-Controlled Delay Line DCDL, Duty Cycle Correction DCC, Edge Combiner, Time-to-Digital Converter TDC

Edition: Volume 4 Issue 7, July 2015

Pages: 1180 - 1185

Share this Article

How to Cite this Article?

A.Ashwini, H. Shravan Kumar, "A Fast-Locking All-Digital Deskew Buffer with DCC using Digital-Controlled Delay Line", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB156578, Volume 4 Issue 7, July 2015, 1180 - 1185

Enter Your Email Address




Similar Articles with Keyword 'loop'

Downloads: 106

Research Paper, Electronics & Communication Engineering, India, Volume 8 Issue 12, December 2019

Pages: 1321 - 1324

Design of a High Selectivity Quadband Bandpass Filter Based on Open Loop Stub Loaded Resonator for UMTS, WLAN, Wimax and ITU Applications

J. Parimala, Dr. H. Umma Habiba

Share this Article

Downloads: 107

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 847 - 850

Speed Analysis of Body Biased TSPC and ETSCPC Flip Flops

Nemitha B, Pradeep Kumar B. P

Share this Article

Similar Articles with Keyword 'Delay'

Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021

Pages: 1498 - 1500

Design of Efficient Braun Multiplier for Arithmetic Applications

Telagamalla Gopi

Share this Article

Downloads: 61 | Monthly Hits: ⮙1

Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 1042 - 1046

Renovated 32 Bit ALU Using Hybrid Techniques

Manju Davis, Uma N

Share this Article

Similar Articles with Keyword 'Line'

Downloads: 121

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 108 - 112

Design and Simulation of Four Stage Pipelining Architecture Using the Verilog

Rakesh M. R

Share this Article

Downloads: 152 | Monthly Hits: ⮙1

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 130 - 134

Segmentation of Touching Characters in Indian Scripts

B. Hari Kumar, N. Sateesh

Share this Article

Similar Articles with Keyword 'Duty'

Downloads: 106

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 1489 - 1492

Review on Design of PWM Controller Using FPGA

Sneha Kirnapure, Vijay R. Wadhankar

Share this Article

Downloads: 112

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 1595 - 1597

Design and Implementation High Reliability PWM Modulator Using Triple Modular Redundancy with Spare Arrangement

Dikshant Khanke, Dr. P. B. Patil

Share this Article

Similar Articles with Keyword 'Cycle'

Downloads: 121

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 108 - 112

Design and Simulation of Four Stage Pipelining Architecture Using the Verilog

Rakesh M. R

Share this Article

Downloads: 104

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 1938 - 1943

Efficient Hardware Utilization for Functional Broadside Test to Achieve High Fault Coverage

P. Durga Venkata Prasad, K. Tirumala Rao

Share this Article

Similar Articles with Keyword 'Correction'

Downloads: 81

Research Paper, Electronics & Communication Engineering, India, Volume 9 Issue 10, October 2020

Pages: 1391 - 1397

Error Detecting Pen

Prateek Bansal, Ritvik Singhal

Share this Article

Downloads: 102

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 9, September 2016

Pages: 1074 - 1075

Developing a Scheme that Reduces the Protection Liability

Bonala Srinath, G. Purna Chender Rao

Share this Article

Similar Articles with Keyword 'Edge'

Downloads: 134

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa, S. Salaiselvapathy

Share this Article

Downloads: 53

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 3, March 2021

Pages: 143 - 150

VLSI Architecture Design and Implementation of CANNY Edge Detection Subsystem

Ragi R G, Jayaraj U Kidav, Roshith K

Share this Article

Similar Articles with Keyword 'Converter'

Downloads: 96

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 992 - 995

ASIC Design of Sample Rate Convertor

Roopa M, H. Sudha

Share this Article

Downloads: 97

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015

Pages: 1672 - 1675

The Design of Multi Bit Quantizer Sigma-Delta Modulator Analog to Digital Converter

J. Snehalatha

Share this Article

Similar Articles with Keyword 'TDC'

Downloads: 113

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 5, May 2013

Pages: 409 - 412

A Quasi-Synchronous CDMA system using Frequency Domain Multi-User Detector (MUD)

Anees K A, D.Damodaram

Share this Article

Downloads: 124

Research Paper, Electronics & Communication Engineering, Mali, Volume 8 Issue 9, September 2019

Pages: 1791 - 1795

Modeling of the 27 Levels Asymmetric H-Bridge Inverter Fed PV System Controlled by Buck-Boost Converter

KONE Ibrahima

Share this Article



Top