Design of Microprocessor Hardware Self-Test Unit on FPGA
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064



M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 7, July 2015

Design of Microprocessor Hardware Self-Test Unit on FPGA

Savitha Kamble

The rapid advancement in the microelectronics design is making a significant demanding situation to design validation in general, but dealing with pipelined microprocessor is remarkable more challenging. The main concern for industry nowadays is testing processor cores embedded in system on chip (SOC). Software based self Test SBST and Built-In Self Test BIST are some of techniques as being developed dynamically and used in many VLSI chips including microprocessor. The proposed project mention a new technique which combines the SBST and BIST method which is done by insertion of programmable infrastructure IP named of Microprocessor Hardware Self-Test (MIHST) that is connected to the system bus. The merits of using the MIHST technique is it has same or higher defect coverage compare to SBST method, test execution time is reduced, Intellectual Property (IP) of the processor core is preserved, for the storing of the test program or the test data does not need the system memory. An experimental result clearly shows the feasibility and effectiveness of the approach which are evaluated on the pipelined processor and implemented on FPGA

Keywords: microprocessor testing, SBST, functional testing, BIST

Edition: Volume 4 Issue 7, July 2015

Pages: 449 - 453

Share this Article

How to Cite this Article?

Savitha Kamble, "Design of Microprocessor Hardware Self-Test Unit on FPGA", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB156277, Volume 4 Issue 7, July 2015, 449 - 453

48 PDF Views | 43 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'functional testing'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014

Pages: 426 - 431

A CMOS Current-Mode Full-Adder Cell for Multi Valued Logic VLSI

Ravi Ranjan Kumar, Priyanka Gautam

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 449 - 453

Design of Microprocessor Hardware Self-Test Unit on FPGA

Savitha Kamble

Share this Article

Similar Articles with Keyword 'BIST'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 2286 - 2288

Realization of Programmable PRPG with Enhanced Fault Coverage Gradient

Lakshmi Asokan, Jeena Maria Cherian

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2561 - 2564

Statistical Simulation for BIST Architecture using Cognitive Principles

Shradha Khemka

Share this Article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1937 - 1941

Re-Configurable Built In Self Repair scheme in Ram for Yield Improvement

Tessy M John, Dhanya Oommen

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015

Pages: 1294 - 1297

Weighted Random Pattern Generator by Using BIST

Rajni Gajendra, Rahul Gedam

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 563 - 567

VLSI Implementation of Parallel Prefix Subtractor using Modified 2?s Complement Technique and BIST Verification using LFSR Technique

Malti Kumari, Vipin Gupta, Gaurav K Jindal

Share this Article
Top