Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 7, July 2015
Design and Implementation of Low Power 32 bit Reversible Carry Skip Adder
Rewati D. Gatfane, Manisha Waje
In emerging nanotechnology, new reversible logic appears to be promising due to its wide application in emerging technologies. Reversible logic has many other applications on quantum computing, DNA computing, molecular computing, optical computing, quantum dot cellular automata, DSP application etc. In this paper, low power 32 bit Carry Skip Adder is proposed using reversible logic to reduce the transistor overhead. MTSG gate, Toffoli gate, Fredkin gate is used to design proposed the carry skip adder. The structural functionality of the 32 bit carry skip adder is verified using Digital Schematic Editor and Simulation, Microwind software. After comparing the performance analysis of 32 bit CSA using MTSG gate is efficient than other carry skip adder.
Keywords: reversible logic, reversible basis gates, garbage output, quantum computing, carry skip adder
Edition: Volume 4 Issue 7, July 2015
Pages: 67 - 70
How to Cite this Article?
Rewati D. Gatfane, Manisha Waje, "Design and Implementation of Low Power 32 bit Reversible Carry Skip Adder", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB156246, Volume 4 Issue 7, July 2015, 67 - 70
155 PDF Views | 126 PDF Downloads
Similar Articles with Keyword 'reversible logic'
Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014
Pages: 2286 - 2288A Review on Reversible Logic Gate Multipliers
Supreetha Rao, Supreetha M, Vidya Venkatesh, Prajna
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 2218 - 2222A Power Efficient Design of Reversible RAM Using Pseudo Reed-Muller Expression
Shibinu A. R, Rajkumar.P
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016
Pages: 2433 - 2438A Novel Design of Low Power 4:2 Compressor using Adiabatic Logic
Shaswat Singh Bhardwaj, Vishal Moyal
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 901 - 904Low Power 8 Bit quantum ALU Implementation Using Reversible Logic Structure
Vijay G. Roy, P. R. Indurkar, D. M. Khatri
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014
Pages: 1100 - 1102Design and Implementation BCD adder Using Integrated Qubit Gates for Quantum Applications
G. Sivakrishna, K. Amarnath, S. Madhava Rao
Similar Articles with Keyword 'garbage output'
Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014
Pages: 2286 - 2288A Review on Reversible Logic Gate Multipliers
Supreetha Rao, Supreetha M, Vidya Venkatesh, Prajna
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 2218 - 2222A Power Efficient Design of Reversible RAM Using Pseudo Reed-Muller Expression
Shibinu A. R, Rajkumar.P
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014
Pages: 1100 - 1102Design and Implementation BCD adder Using Integrated Qubit Gates for Quantum Applications
G. Sivakrishna, K. Amarnath, S. Madhava Rao
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015
Pages: 2143 - 2148Design and Implementation of 8 BIT Vedic Multipliers USING HNG Gates
Illa Bharti, Manisha Waje
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014
Pages: 64 - 68Design and Implementation of Ternary Bidirectional Barrel Shifter Using Multi-Valued Reversible Logic
Sunil Thomas Paul, M. Rajmohan
Similar Articles with Keyword 'quantum computing'
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 901 - 904Low Power 8 Bit quantum ALU Implementation Using Reversible Logic Structure
Vijay G. Roy, P. R. Indurkar, D. M. Khatri
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015
Pages: 2143 - 2148Design and Implementation of 8 BIT Vedic Multipliers USING HNG Gates
Illa Bharti, Manisha Waje
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014
Pages: 64 - 68Design and Implementation of Ternary Bidirectional Barrel Shifter Using Multi-Valued Reversible Logic
Sunil Thomas Paul, M. Rajmohan
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015
Pages: 67 - 70Design and Implementation of Low Power 32 bit Reversible Carry Skip Adder
Rewati D. Gatfane, Manisha Waje
Similar Articles with Keyword 'carry skip adder'
Case Studies, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 2343 - 2346Simulation of Different bit Carry-Skip Adder in Verilog
Sangeeta Rani, Sachin Kumar
Survey Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 2339 - 2342Delay Analysis of Parallel-Prefix Adders
Geeta Rani, Sachin Kumar
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016
Pages: 329 - 333An Optimized Design of High-Speed and Energy-Efficient Carry Skip Adder with Variable Latency Extension
Monisha.T.S, Senthil Prakash.K
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015
Pages: 67 - 70Design and Implementation of Low Power 32 bit Reversible Carry Skip Adder
Rewati D. Gatfane, Manisha Waje