Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 6, June 2015
Area Efficient architecture for 64 bit CSLA using Sum and Carry Generation Unit
Mahadev Bobade, M. N. Kakatkar
Abstract: Design of area efficient data path logic systems are one of the important areas of research to perform arithmetic operations in VLSI design there is a scope for reducing area. The CSLA architecture is simple to design and area-efficient. However, the computation speed is slow because each full-adder can only start operation till the previous carry-out signal is ready. Carry Select Adder (CSLA) is one of the fastest adders to perform arithmetic operations comparing all conventional adders. From the architecture of CSLA there is a scope for reducing the area and delay. Based on the modification of 8 bit, 16 bit, 32bit, and 64 bit Carry Select Adder (CSLA) architectures have been developed and compared with the existing CSLA architecture. A carry-select adder (CSLA) can be implemented by using Ripple carry adder. The proposed design 64-bit CSLA has reduced area as compared with the existing CSLA. Results obtained from proposed carry select adders are efficient in area. This proposed architecture has showed the performance of the proposed design in term of area. ISim simulator is used for simulating the CSLA and synthesized using Xilinx ISE design suit 14.7 and implementation proposed system on FPGA Spartan-6.
Keywords: CSLA, RCA, VLSI, FPGA, HSG, FSG CG CS
Edition: Volume 4 Issue 6, June 2015,
Pages: 2997 - 3000
How to Cite this Article?
Mahadev Bobade, M. N. Kakatkar, "Area Efficient architecture for 64 bit CSLA using Sum and Carry Generation Unit", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=SUB156147, Volume 4 Issue 6, June 2015, 2997 - 3000
How to Share this Article?
Similar Articles with Keyword 'CSLA'
Design and Implementation of 64-Bit Multiplier Using CLAA and CSLA
Shaik Meerabi, Krishna Prasad Satamraju
A Hierarchical Design of High Performance Carry Select Adder Using Reversible Logic
Amol D. Rewatkar, R. N. Mandavgane, S. R. Vaidya
Similar Articles with Keyword 'RCA'
Study of R2R 4-Bit and 8-Bit DAC circuit using Multisim Technology
Raghavendra. R, S.A Hariprasad, M.Uttara Kumari
An Improved Feedthrough Logic for Low Power and High Speed Arithmetic Circuits
Avinash Singh, Dr. Subodh Wairya
Similar Articles with Keyword 'VLSI'
Design of 256 x 256 bit Vedic Multiplier
Aishwarya K M, Dr. Kiran V
VLSI Architecture Design and Implementation of CANNY Edge Detection Subsystem
Ragi R G, Jayaraj U Kidav, Roshith K
Similar Articles with Keyword 'FPGA'
An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor
R. Kiruthikaa, S. Salaiselvapathy
Design of Efficient Braun Multiplier for Arithmetic Applications