M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 6, June 2015
Efficient Implementation of Digital Receiver on FPGA
M. Sravani, B. Madhavi
Abstract: There is a boast demand for wireless communication technology in present days. All the new wireless technologies are communicated by the Digital receiver. The main aim of this receiver is obtain information from target devices, after receiving information the parameters like speed, distance and angle of target device are calculated in Radars. In this paper introduced a 70 MHz Digital receiver which has high sampling rate for narrow band as well as wide band digital signals. The main key components of this digital receiver are DDC (Digital Down Converter) for frequency translation and ADC interface Unit to convert double rate data in to single rate data (7 bit double rate in to 14 bit single rate data). This receiver has more stability and higher precision of the signal than analogue counterparts. The Architecture of digital receiver implemented on FPGA.
Keywords: Digital Receiver, Digital down converter, RADAR, FMC daughter card
Edition: Volume 4 Issue 6, June 2015,
Pages: 2835 - 2838
How to Cite this Article?
M. Sravani, B. Madhavi, "Efficient Implementation of Digital Receiver on FPGA", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=SUB156115, Volume 4 Issue 6, June 2015, 2835 - 2838
How to Share this Article?
Similar Articles with Keyword 'RADAR'
A Novel Technique for the Estimation of Accurate Thickness of the Sea Ice
Mandeep Kaur, Gagandeep Singh
Effect of Reflection Property on Microwave Absorbing Materials - A Review
Rajanroop Kaur, Gagan Deep Aul
Similar Articles with Keyword 'Digital'
Study of R2R 4-Bit and 8-Bit DAC circuit using Multisim Technology
Raghavendra. R, S.A Hariprasad, M.Uttara Kumari
A Secure Text (Missile Co-ordinate) Transmission Using Digital Watermarking
Jagtap. D. V, M. D. Patil
Similar Articles with Keyword 'Receiver'
Smart Antennas: Technological Advancement for Wireless Communication Networks
HMAC Based Secure Authentication of VANETs
Swagat. S. Gudagudi, Dr. Veena Desai
Similar Articles with Keyword 'down'
Design a Uplink-Downlink Reconfigurable Patch Antenna for Modern Space Application
Naman Mehrotra, Dr. K. M. Singh, Shashibhushan Sharma
Low Noise & High Speed Domino Logic Circuit
Reetu Narayan, Kumar Saurabh
Similar Articles with Keyword 'converter'
ASIC Design of Sample Rate Convertor
Roopa M, H. Sudha
The Design of Multi Bit Quantizer Sigma-Delta Modulator Analog to Digital Converter