International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Open Access | Fully Refereed | Peer Reviewed

ISSN: 2319-7064


Downloads: 114

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 6, June 2015


A Hierarchical Design of High Performance Carry Select Adder Using Reversible Logic

Amol D. Rewatkar, R. N. Mandavgane, S. R. Vaidya


Abstract: Adders are the basic functional unit of arithmetic operations. Due to the quickly growing mobile industry not only the faster arithmetic unit but also less area and low power arithmetic units are needed. The CMOS carry select adder (CSLA) consists of two sets of ripple carry adder (RCA) and the modified CSLA replaces one set of RCA with a binary to Excess One (BEC) converter. The modified CSLA architecture has developed using Binary to Excess-1 converter (BEC). This paper presents a performance analysis of reversible, VLSI implementations of 16 bit carry select adders suitable for multi-digit addition. The Reversible logic (RVL) provides the key benefit of a higher data processing capability per unit chip area. This paper present design of 16 bit CSLA using Tanner EDA tool & simulated using T-spice simulator. With the help of Reversible technique 16 bit Reversible Carry Select Adder has been proposed in these paper. The Proposed CSLA has reduced transistor count as well as power consumption as that of CMOS CSLA.


Keywords: Area Efficient, CSLA, Low Power, BEC


Edition: Volume 4 Issue 6, June 2015,


Pages: 2737 - 2741


How to Cite this Article?

Amol D. Rewatkar, R. N. Mandavgane, S. R. Vaidya, "A Hierarchical Design of High Performance Carry Select Adder Using Reversible Logic", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=SUB155997, Volume 4 Issue 6, June 2015, 2737 - 2741

How to Share this Article?

Enter Your Email Address


Similar Articles with Keyword 'Area Efficient'

Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 9, September 2021

Pages: 122 - 125

Design of 256 x 256 bit Vedic Multiplier

Aishwarya K M, Dr. Kiran V

Share this Article

Downloads: 109

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2519 - 2526

Efficient Implementation of Reconfigurable MIMO Decoder Architecture

Teena Philip, S. Suresh Babu

Share this Article

Similar Articles with Keyword 'CSLA'

Downloads: 106

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 2242 - 2245

Design and Implementation of 64-Bit Multiplier Using CLAA and CSLA

Shaik Meerabi, Krishna Prasad Satamraju

Share this Article

Downloads: 112

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2997 - 3000

Area Efficient architecture for 64 bit CSLA using Sum and Carry Generation Unit

Mahadev Bobade, M. N. Kakatkar

Share this Article

Similar Articles with Keyword 'Low Power'

Downloads: 186 | Monthly Hits: ⮙1

Informative Article, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015

Pages: 188 - 191

Realization of Smart City Using 5G Cognitive Radio

Lalit Chettri, Syed Sazad

Share this Article

Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 9, September 2021

Pages: 122 - 125

Design of 256 x 256 bit Vedic Multiplier

Aishwarya K M, Dr. Kiran V

Share this Article

Similar Articles with Keyword 'BEC'

Downloads: 148

Case Studies, Electronics & Communication Engineering, India, Volume 9 Issue 6, June 2020

Pages: 746 - 749

A Study on Smart Parking Assistance

Faba Sosamma Abraham

Share this Article

Downloads: 152

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 130 - 134

Segmentation of Touching Characters in Indian Scripts

B. Hari Kumar, N. Sateesh

Share this Article

Similar Articles with Keyword 'Area'

Downloads: 151

Research Paper, Electronics & Communication Engineering, Cameroon, Volume 8 Issue 5, May 2019

Pages: 1419 - 1427

Planning and Optimization Approach using Genetic Algorithms of a New Generation Cellular Network Capitalizing on the Existing Sites

Raphael Nlend, Emmanuel Tonye

Share this Article

Downloads: 1

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021

Pages: 1498 - 1500

Design of Efficient Braun Multiplier for Arithmetic Applications

Telagamalla Gopi

Share this Article

Similar Articles with Keyword 'Efficient'

Downloads: 0

Review Papers, Electronics & Communication Engineering, India, Volume 10 Issue 4, April 2021

Pages: 1349 - 1355

Review on CNN based Sign Language Recognition Methods

Akash Vijayan, Sajeena .A

Share this Article

Downloads: 1

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021

Pages: 1498 - 1500

Design of Efficient Braun Multiplier for Arithmetic Applications

Telagamalla Gopi

Share this Article
Top