Analysis of Modified Hybrid Full Adder with High Speed
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Views: 134 , Downloads: 106 | CTR: 79 % | Weekly Popularity: ⮙2

Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 6, June 2015

Analysis of Modified Hybrid Full Adder with High Speed

Jigyasa, Kumar Saurabh

In digital CMOS design, power consumption has been a major concern for several years advanced IC fabrication technology allows the use of nano-scale devices so inability to get power to circuits, power leakage or to remove the heat they generate. By optimizing the transistor size in each stage power and delay can be minimized. This paper presents the analysis of full adders having efficient parameters like PDP, power, delay by mean of power consumption and speed. These full adders were designed by various designs. Although these full adders were more efficient and better than the standard full adder but these adders are stimulated using 90nm, 180nm CMOS technologies by using various tools like TSPICE tool, cadence virtuoso, and synopsis. This purposed circuit reports with better performance parameters like low delay (213.78 ps), high speed better PDP (0.642fj) with lesser power consumption (3.007W) at 180nm CMOS technology using TPL (transmission pass logic) and CMOS (complementary metal oxide semiconductor) logic designs. The circuit is first implemented at 1bit full adder and then extended to 32 bit ripple carry adder also on tanner EDA tool.

Keywords: advanced VLSI, TPL, High speed, full adder, PDP, CMOS, ALU, RCA

Edition: Volume 4 Issue 6, June 2015

Pages: 2827 - 2831

Share this Article

How to Cite this Article?

Jigyasa, Kumar Saurabh, "Analysis of Modified Hybrid Full Adder with High Speed", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB155939, Volume 4 Issue 6, June 2015, 2827 - 2831

134 PDF Views | 106 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'High speed'

Views: 173 , Downloads: 100 | CTR: 58 % | Weekly Popularity: ⮙5

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1862 - 1867

FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations

Lekshmipriya S., Suby Varghese

Share this Article

Views: 125 , Downloads: 101 | CTR: 81 % | Weekly Popularity: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 3016 - 3021

Low Noise & High Speed Domino Logic Circuit

Reetu Narayan, Kumar Saurabh

Share this Article

Views: 135 , Downloads: 101 | CTR: 75 % | Weekly Popularity: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2468 - 2472

VHDL Implementation for Adaptive FIR filter and its Novel Application using Systolic Architecture

Ghanshyam A. Chune, Vijay Bagdi

Share this Article

Views: 140 , Downloads: 103 | CTR: 74 % | Weekly Popularity: ⮙5

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 847 - 850

Speed Analysis of Body Biased TSPC and ETSCPC Flip Flops

Nemitha B, Pradeep Kumar B. P

Share this Article

Views: 124 , Downloads: 103 | CTR: 83 % | Weekly Popularity: ⮙2

Case Studies, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2343 - 2346

Simulation of Different bit Carry-Skip Adder in Verilog

Sangeeta Rani, Sachin Kumar

Share this Article

Similar Articles with Keyword 'full adder'

Views: 134 , Downloads: 104 | CTR: 78 % | Weekly Popularity: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 943 - 949

Design and Analysis of CMOS Multipliers at 180nm and 350nm

Jagmeet Singh, Hardeep Singh

Share this Article

Views: 125 , Downloads: 105 | CTR: 84 % | Weekly Popularity: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 2276 - 2280

Implementation and Comparison of Tree Multiplier using Different Circuit Techniques

Subhag Yadav, Vipul Bhatnagar

Share this Article

Views: 134 , Downloads: 106 | CTR: 79 % | Weekly Popularity: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2827 - 2831

Analysis of Modified Hybrid Full Adder with High Speed

Jigyasa, Kumar Saurabh

Share this Article

Views: 126 , Downloads: 107 | CTR: 85 % | Weekly Popularity: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 2383 - 2388

Design and Analysis of Dynamic Current Mode Full Adder with reduced Power and Delay

Dr. S.R.P. Sinha, Namita Tiwari

Share this Article

Views: 138 , Downloads: 108 | CTR: 78 % | Weekly Popularity: ⮙2

Comparative Studies, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 764 - 767

Design Low Power 10t and Comparison 16t, 14t and 11t Full Adder Using Invariant Parameter at 45nm Technology

Umashankar Dhepra, Rajkumar Gehlot

Share this Article

Similar Articles with Keyword 'PDP'

Views: 114 , Downloads: 104 | CTR: 91 % | Weekly Popularity: ⮙3

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2799 - 2802

Analysis of Low Power Pulse Triggered Flip Flop

Deepika Goyal

Share this Article

Views: 125 , Downloads: 105 | CTR: 84 % | Weekly Popularity: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 2276 - 2280

Implementation and Comparison of Tree Multiplier using Different Circuit Techniques

Subhag Yadav, Vipul Bhatnagar

Share this Article

Views: 134 , Downloads: 106 | CTR: 79 % | Weekly Popularity: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2827 - 2831

Analysis of Modified Hybrid Full Adder with High Speed

Jigyasa, Kumar Saurabh

Share this Article

Views: 125 , Downloads: 111 | CTR: 89 % | Weekly Popularity: ⮙7

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1101 - 1105

Low-Power and High-Performance 1-Bit CMOS Full-Adder Cell

K. Swarna Madhuri, M. Madhu Sudhan Reddy

Share this Article

Views: 126 , Downloads: 114 | CTR: 90 % | Weekly Popularity: ⮙4

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 2933 - 2937

Design and Analysis of Low Power High Speed Area Efficient Multipliers using Compressors on FPGA

Ch. Naga Srinivasa Rao, K. V. B. Chandra Sekhar Rao

Share this Article

Similar Articles with Keyword 'CMOS'

Views: 185 , Downloads: 92 | CTR: 50 % | Weekly Popularity: ⮙4

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014

Pages: 481 - 483

Communication of Multi Mobile-Robots Based On ZigBee Network

Taskeen Sultana, Zeenath

Share this Article

Views: 122 , Downloads: 97 | CTR: 80 % | Weekly Popularity: ⮙1

Research Paper, Electronics & Communication Engineering, Sudan, Volume 3 Issue 7, July 2014

Pages: 1756 - 1759

Verification of a Readout Design for Multiple Energy Discrimination working in Single Photon Processing Pixel Array

Suliman Abdalla, Bengt Oelmman, Amin Babiker

Share this Article

Views: 144 , Downloads: 101 | CTR: 70 %

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1597 - 1602

Design Of 7T SRAM Cell Using Self-Controllable Voltage Level Circuit to Achieve Low Power

Vema Vishnu Priya, G.Ramesh

Share this Article

Views: 140 , Downloads: 103 | CTR: 74 % | Weekly Popularity: ⮙5

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 847 - 850

Speed Analysis of Body Biased TSPC and ETSCPC Flip Flops

Nemitha B, Pradeep Kumar B. P

Share this Article

Views: 130 , Downloads: 103 | CTR: 79 % | Weekly Popularity: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014

Pages: 2221 - 2224

Implementation of Low Power Ternary Logic Gates using CMOS Technology

V. T. Gaikwad, Dr. P. R. Deshmukh

Share this Article

Similar Articles with Keyword 'ALU'

Views: 168 , Downloads: 121 | CTR: 72 % | Weekly Popularity: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 7 Issue 6, June 2018

Pages: 1662 - 1664

Enhancement of Gray Level Image by Fuzzy and Filter Technique

Monalisa Pandey, Pankaj Sharma

Share this Article

Views: 48 , Downloads: 34 | CTR: 71 % | Weekly Popularity: ⮙1

Survey Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 1067 - 1069

A Secure Text (Missile Co-ordinate) Transmission Using Digital Watermarking

Jagtap. D. V, M. D. Patil

Share this Article

Views: 83 , Downloads: 58 | CTR: 70 % | Weekly Popularity: ⮙3

Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 1042 - 1046

Renovated 32 Bit ALU Using Hybrid Techniques

Manju Davis, Uma N

Share this Article

Views: 149 , Downloads: 94 | CTR: 63 % | Weekly Popularity: ⮙6

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2276 - 2281

Skin based Data hiding in Images by Using Haar and db2 DWT Techniques

Swapnali Zagade, Smita Bhosale

Share this Article

Views: 147 , Downloads: 98 | CTR: 67 % | Weekly Popularity: ⮙6

Research Paper, Electronics & Communication Engineering, Sudan, Volume 3 Issue 9, September 2014

Pages: 681 - 685

PER Ratio and Bit Rate in Wi-Fi Network

Safaa Elnour Ibrahim, Dr. Khalid Hamid Bilal

Share this Article

Similar Articles with Keyword 'RCA'

Views: 131 , Downloads: 106 | CTR: 81 % | Weekly Popularity: ⮙1

Research Proposals or Synopsis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2277 - 2280

An Improved Feedthrough Logic for Low Power and High Speed Arithmetic Circuits

Avinash Singh, Dr. Subodh Wairya

Share this Article

Views: 134 , Downloads: 106 | CTR: 79 % | Weekly Popularity: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2827 - 2831

Analysis of Modified Hybrid Full Adder with High Speed

Jigyasa, Kumar Saurabh

Share this Article

Views: 126 , Downloads: 107 | CTR: 85 % | Weekly Popularity: ⮙1

Survey Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2510 - 2513

A Review on Various OFDM Techniques and Their Applications

Anjali Saxena, Surbhi Kaushik

Share this Article

Views: 142 , Downloads: 111 | CTR: 78 % | Weekly Popularity: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 1588 - 1590

Analyzing the Retinal Blood Vessels Extraction and Bifurcation Points in Color Retina Fundus Image

Divya A Sajjan

Share this Article

Views: 123 , Downloads: 111 | CTR: 90 % | Weekly Popularity: ⮙3

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2997 - 3000

Area Efficient architecture for 64 bit CSLA using Sum and Carry Generation Unit

Mahadev Bobade, M. N. Kakatkar

Share this Article
Top