High Speed Convolution and Deconvolution Algorithm based on Ancient Indian Vedic Mathematics
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Review Papers | Electronics & Communication Engineering | India | Volume 4 Issue 1, January 2015

High Speed Convolution and Deconvolution Algorithm based on Ancient Indian Vedic Mathematics

Priya Lad, Dr. A. A.Gurjar

In Digital Signal Processing, the convolution and deconvolution with a very long sequence is ubiquitous in many application areas. Both operation consume much of time.So our focus to develope more advance and simpler techniques. This paper presents a direct method of computing the discrete linear convolution, circular convolution and deconvolution.The most significant aspect of the proposed method is the development of a multiplier and divider architecture based on Ancient Indian Vedic Mathematics sutras Urdhvatriyagbhyam and Nikhilam algorithm. The implementation of linear convolution and circular convolution using vedic mathematics is functionally verified using Modelsim software and analyze on Altera FPGA platform using Quartus 2 software, parameter like area, speed and power will be compared to their implementation using conventional multiplier & divider architectures.

Keywords: Convolution, Deconvolution, Vedic Mathematics, VHDL

Edition: Volume 4 Issue 1, January 2015

Pages: 1720 - 1722

Share this Article

How to Cite this Article?

Priya Lad, Dr. A. A.Gurjar, "High Speed Convolution and Deconvolution Algorithm based on Ancient Indian Vedic Mathematics", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB15591, Volume 4 Issue 1, January 2015, 1720 - 1722

107 PDF Views | 91 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Convolution'

Comparative Studies, Electronics & Communication Engineering, India, Volume 9 Issue 6, June 2020

Pages: 750 - 753

A Comparative Study on the Diagnosis of Skin Cancer using different Models in Deep Learning

Surya S Kumar, Dhanesh M S

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014

Pages: 1753 - 1758

Efficient Pipelined FPGA Implementation of Steerable Gaussian Smoothing Filter

Shraddha Barbole, Dr. Sanjeevani Shah

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1603 - 1606

Convolutional Encoder

Mohini Lade, Dr. N. N. Mhala, Prof. S. M. Sakhare

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 987 - 990

Performance Analysis of Zigzag with RS coded WiMAX System

Divya Jain, Praveen Patidar

Share this Article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1955 - 1959

A High Quality Image Scaling Processor With Reduced Memory

Amal Mole.S, Sarath Raj.S

Share this Article

Similar Articles with Keyword 'Deconvolution'

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 1, January 2015

Pages: 1720 - 1722

High Speed Convolution and Deconvolution Algorithm based on Ancient Indian Vedic Mathematics

Priya Lad, Dr. A. A.Gurjar

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 8 Issue 11, November 2019

Pages: 1669 - 1672

Denoising and Deblurring by Gauss Markov Random Field: An Alternating Minimization Convex Prior

Latha H N, Bharathi Lokesh

Share this Article

Survey Paper, Electronics & Communication Engineering, India, Volume 5 Issue 3, March 2016

Pages: 353 - 356

Survey on Spatial Domain Dynamic Template Matching Technique for Scanning Linear Barcode

Snehal Jadhav, S. K. Bhatia

Share this Article

Similar Articles with Keyword 'Vedic Mathematics'

Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 1042 - 1046

Renovated 32 Bit ALU Using Hybrid Techniques

Manju Davis, Uma N

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 3221 - 3230

Implementation of RSA Cryptosystem Using Ancient Indian Vedic Mathematics

Shahina M. Salim, Sonal A. Lakhotiya

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1672 - 1676

High Speed Vedic Multiplier for 16 Bits Numbers

M. Narasimharao, R. V. Shashanka

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1527 - 1531

Design of High Speed 32 Bit Multiplier Architecture Using Vedic Mathematics and Compressors

Deepak Kurmi, V. B. Baru

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1321 - 1324

A Hierarchical Design of 32-bit Vedic Multiplier

Arpita S. Likhitkar, M. N. Thakare, S. R. Vaidya

Share this Article

Similar Articles with Keyword 'VHDL'

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa, S. Salaiselvapathy

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 7, July 2013

Pages: 264 - 267

Implementation of an Arithmetic Logic Unit using Area Efficient Carry Look-Ahead Adder and Booths Multiplier

Sarwagya Chaudhary

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 779 - 782

High Speed Advanced Encryption Standard Using Pipelining

Mradul Upadhyay, Utsav Malviya

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2468 - 2472

VHDL Implementation for Adaptive FIR filter and its Novel Application using Systolic Architecture

Ghanshyam A. Chune, Vijay Bagdi

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1493 - 1496

Skein and Threefish Implementation on FPGA

Litty.P.Oommen, Anas A S

Share this Article
Top