International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Since Year 2012 | Open Access | Double Blind Reviewed

ISSN: 2319-7064




Downloads: 113

Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 6, June 2015


Software Defined Radio Signal Detector Implementation using FPGA

Rohan Fernandes | Shubhangi Mahamuni


Abstract: Signal detection is the very critical task upon which the entire operation of the radio device rests. Software-Defined Radio (SDR) is a technology that most of traditional radio applications are implemented in software. It has the advantages like re-configurability and flexibility, SDR system has to face a critical challenge of realtime processing due to high sampling rates and latency. Signal detection methods in radio signal detection has gained new aspects with awareness of cognitive radio systems. The requirement of spectrum sensing has been eliminated recently by FCC. The objective is to increase the bandwidth, keep low latency and reduce the power consumption without reducing the flexibility of a software radio. The implementation of signal detector on FPGA would reduce the power consumption due to signal processing done on a software defined radio by a host computer and increase data rate of a software radio. This is justified by developing application of aircraft tracking and FM.


Keywords: FPGA, SDR, Cognitive radio, Low power


Edition: Volume 4 Issue 6, June 2015,


Pages: 2476 - 2479


How to Cite this Article?

Rohan Fernandes, Shubhangi Mahamuni, "Software Defined Radio Signal Detector Implementation using FPGA", International Journal of Science and Research (IJSR), Volume 4 Issue 6, June 2015, pp. 2476-2479, https://www.ijsr.net/get_abstract.php?paper_id=SUB155874

How to Share this Article?






Similar Articles with Keyword 'FPGA'

Downloads: 136

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa [3] | S. Salaiselvapathy

Share this Article

Downloads: 0

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 2, February 2022

Pages: 313 - 315

Fast Speed Base of Two Multiplication

Rohit Kumar [12]

Share this Article


Top