High Speed Vedic Multiplier Design Based On CSLA
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Downloads: 122 | Weekly Hits: ⮙3 | Monthly Hits: ⮙10

Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 6, June 2015

High Speed Vedic Multiplier Design Based On CSLA

Sijo Mathew, S. Chinnapparaj, Dr. D. Somasundareswari

This work proposes an high speed Vedic Multiplier based on area, delay and power efficient Carry Select Adder. In this paper a fast method of multiplication based on ancient Indian Vedic mathematics is proposed. The whole of Vedic mathematics is based on 16 sutras and manifests a unified structure of mathematics. Among the various methods of multiplication in Vedic mathematics, Urdhava tiryakbhyam is discussed in detail. All the redundant logic operations present in the conventional CSLA are eliminated and proposed a new logic formulation for CSLA. The proposed CSLA design involves significantly less area and delay than the recently proposed BEC-based CSLA. The multiplier discussed here is compared with other multiplier to highlight the speed and power superiority of the vedic multiplier.

Keywords: Carry Select Adder, Urdhava Tiryakbhyam Sutra, Multiplier, Vedic Mathematics, Low power design

Edition: Volume 4 Issue 6, June 2015

Pages: 1068 - 1072

Share this Article

How to Cite this Article?

Sijo Mathew, S. Chinnapparaj, Dr. D. Somasundareswari, "High Speed Vedic Multiplier Design Based On CSLA", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB155431, Volume 4 Issue 6, June 2015, 1068 - 1072

Enter Your Registered Email Address





Similar Articles with Keyword 'Carry Select Adder'

Downloads: 59 | Weekly Hits: ⮙2

Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 1042 - 1046

Renovated 32 Bit ALU Using Hybrid Techniques

Manju Davis, Uma N

Share this Article

Downloads: 106 | Weekly Hits: ⮙2 | Monthly Hits: ⮙8

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 2242 - 2245

Design and Implementation of 64-Bit Multiplier Using CLAA and CSLA

Shaik Meerabi, Krishna Prasad Satamraju

Share this Article

Downloads: 108 | Weekly Hits: ⮙5

Survey Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2339 - 2342

Delay Analysis of Parallel-Prefix Adders

Geeta Rani, Sachin Kumar

Share this Article

Downloads: 111 | Weekly Hits: ⮙3 | Monthly Hits: ⮙14

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 2204 - 2209

Comparative Analysis of Adders

Sakshi Gaur

Share this Article

Downloads: 112 | Weekly Hits: ⮙1 | Monthly Hits: ⮙9

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2997 - 3000

Area Efficient architecture for 64 bit CSLA using Sum and Carry Generation Unit

Mahadev Bobade, M. N. Kakatkar

Share this Article

Similar Articles with Keyword 'Multiplier'

Downloads: 59 | Weekly Hits: ⮙2

Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 1042 - 1046

Renovated 32 Bit ALU Using Hybrid Techniques

Manju Davis, Uma N

Share this Article

Downloads: 98 | Weekly Hits: ⮙2 | Monthly Hits: ⮙8

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 3033 - 3036

FIR Interpolation Filter for Multi-Standard Digital Up Converter Using FPGA

Chaithra M. R., Yashwanth N

Share this Article

Downloads: 100 | Weekly Hits: ⮙3 | Monthly Hits: ⮙10

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015

Pages: 1401 - 1405

CIC Decimation Filter for Frequency

Rajesh Kumar Dubey, Kamal Prakash Pandey, Dr. Rakesh Kumar Singh

Share this Article

Downloads: 102 | Monthly Hits: ⮙8

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014

Pages: 2286 - 2288

A Review on Reversible Logic Gate Multipliers

Supreetha Rao, Supreetha M, Vidya Venkatesh, Prajna

Share this Article

Downloads: 102 | Monthly Hits: ⮙8

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 3221 - 3230

Implementation of RSA Cryptosystem Using Ancient Indian Vedic Mathematics

Shahina M. Salim, Sonal A. Lakhotiya

Share this Article

Similar Articles with Keyword 'Vedic Mathematics'

Downloads: 59 | Weekly Hits: ⮙2

Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 1042 - 1046

Renovated 32 Bit ALU Using Hybrid Techniques

Manju Davis, Uma N

Share this Article

Downloads: 102 | Monthly Hits: ⮙8

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 3221 - 3230

Implementation of RSA Cryptosystem Using Ancient Indian Vedic Mathematics

Shahina M. Salim, Sonal A. Lakhotiya

Share this Article

Downloads: 105 | Weekly Hits: ⮙2 | Monthly Hits: ⮙10

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1527 - 1531

Design of High Speed 32 Bit Multiplier Architecture Using Vedic Mathematics and Compressors

Deepak Kurmi, V. B. Baru

Share this Article

Downloads: 112 | Weekly Hits: ⮙2 | Monthly Hits: ⮙13

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 1, January 2015

Pages: 1720 - 1722

High Speed Convolution and Deconvolution Algorithm based on Ancient Indian Vedic Mathematics

Priya Lad, Dr. A. A.Gurjar

Share this Article

Downloads: 113 | Weekly Hits: ⮙1 | Monthly Hits: ⮙9

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1321 - 1324

A Hierarchical Design of 32-bit Vedic Multiplier

Arpita S. Likhitkar, M. N. Thakare, S. R. Vaidya

Share this Article

Similar Articles with Keyword 'Low power design'

Downloads: 103 | Monthly Hits: ⮙4

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 878 - 884

ASIC Architectures for Implementing ECC Arithmetic over Finite Fields

Hemanth Ravindra, Jalaja S

Share this Article

Downloads: 112 | Weekly Hits: ⮙5 | Monthly Hits: ⮙14

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2218 - 2222

A Power Efficient Design of Reversible RAM Using Pseudo Reed-Muller Expression

Shibinu A. R, Rajkumar.P

Share this Article

Downloads: 113 | Weekly Hits: ⮙1 | Monthly Hits: ⮙13

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1779 - 1783

Low Power Variable Latency Multiplier With AH Logic

Roobitha Nujum, Jini Cheriyan

Share this Article

Downloads: 118 | Monthly Hits: ⮙10

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 222 - 226

Area-Delay-Power Efficient Carry-Select Adder

Shruthi Nataraj, Karthik.L

Share this Article

Downloads: 122 | Weekly Hits: ⮙3 | Monthly Hits: ⮙10

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1068 - 1072

High Speed Vedic Multiplier Design Based On CSLA

Sijo Mathew, S. Chinnapparaj, Dr. D. Somasundareswari

Share this Article



Top