Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 6, June 2015
Implementation of Enhanced Cache Controller with Multi-Sized Outputs
Sweety M Pinjani, Prof. V. B. Baru
The major role of cache controller is reduction in the data transfer access time between the CPU and cache. The controller which is capable of handling a system with many cores is designed. It is also capable of giving multi-sized output like 1, 2, 4, 8 and 16 bytes. The operation of this controller is defined by 6 different states like Fetch Data, Read Cache, Write Cache, Read Memory, Write Memory and Give Data. The controller can be used for different ways of caches. The design is developed using Verilog HDL. A test bench is also developed to test the functionality of the design.
Keywords: Cache, cache controller, system performance, hit, miss
Edition: Volume 4 Issue 6, June 2015
Pages: 2174 - 2176
How to Cite this Article?
Sweety M Pinjani, Prof. V. B. Baru, "Implementation of Enhanced Cache Controller with Multi-Sized Outputs", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB155421, Volume 4 Issue 6, June 2015, 2174 - 2176
Similar Articles with Keyword 'Cache'
Policy Based an Effective and Efficient Bandwidth Optimisation for Performance Enhancement of an Organisation
Ashok Kumar Tripathi, Ramesh Bharti
Enhanced Way Tagged Cache Design Using Partial Tag Bloom Filter for Low Level (L2) Cache
Shaima Ibrahim, Sumi Babu
Similar Articles with Keyword 'system performance'
Wireless Mesh Network Deployment through Gateway Selection in Disaster Area
Supriya Nasre, P. Malathi
Neurofuzzy Logic Concept to Find Prakriti of a Person Using Wireless Data Acquisition System
Anshu Barsagade, Prof. S. N. Joshi, Dr. Preeti Bajaj
Similar Articles with Keyword 'hit'
Realization of Smart City Using 5G Cognitive Radio
Lalit Chettri, Syed Sazad
Design and Simulation of Four Stage Pipelining Architecture Using the Verilog
Rakesh M. R
Similar Articles with Keyword 'miss'
A Secure Text (Missile Co-ordinate) Transmission Using Digital Watermarking
Jagtap. D. V, M. D. Patil
A Novel Mac Based Congestion Control System for VANET with Adaptive Routing
Mahanthgouda, Sridhara. K