Implementation of Enhanced Cache Controller with Multi-Sized Outputs
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064



Downloads: 102

Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 6, June 2015

Implementation of Enhanced Cache Controller with Multi-Sized Outputs

Sweety M Pinjani, Prof. V. B. Baru

The major role of cache controller is reduction in the data transfer access time between the CPU and cache. The controller which is capable of handling a system with many cores is designed. It is also capable of giving multi-sized output like 1, 2, 4, 8 and 16 bytes. The operation of this controller is defined by 6 different states like Fetch Data, Read Cache, Write Cache, Read Memory, Write Memory and Give Data. The controller can be used for different ways of caches. The design is developed using Verilog HDL. A test bench is also developed to test the functionality of the design.

Keywords: Cache, cache controller, system performance, hit, miss

Edition: Volume 4 Issue 6, June 2015

Pages: 2174 - 2176

Share this Article

How to Cite this Article?

Sweety M Pinjani, Prof. V. B. Baru, "Implementation of Enhanced Cache Controller with Multi-Sized Outputs", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB155421, Volume 4 Issue 6, June 2015, 2174 - 2176

Enter Your Email Address




Similar Articles with Keyword 'Cache'

Downloads: 101

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1760 - 1767

Policy Based an Effective and Efficient Bandwidth Optimisation for Performance Enhancement of an Organisation

Ashok Kumar Tripathi, Ramesh Bharti

Share this Article

Downloads: 101

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015

Pages: 910 - 914

Enhanced Way Tagged Cache Design Using Partial Tag Bloom Filter for Low Level (L2) Cache

Shaima Ibrahim, Sumi Babu

Share this Article

Similar Articles with Keyword 'system performance'

Downloads: 102

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2409 - 2412

Wireless Mesh Network Deployment through Gateway Selection in Disaster Area

Supriya Nasre, P. Malathi

Share this Article

Downloads: 106

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 6, June 2016

Pages: 1126 - 1132

Neurofuzzy Logic Concept to Find Prakriti of a Person Using Wireless Data Acquisition System

Anshu Barsagade, Prof. S. N. Joshi, Dr. Preeti Bajaj

Share this Article

Similar Articles with Keyword 'hit'

Downloads: 182

Informative Article, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015

Pages: 188 - 191

Realization of Smart City Using 5G Cognitive Radio

Lalit Chettri, Syed Sazad

Share this Article

Downloads: 121

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 108 - 112

Design and Simulation of Four Stage Pipelining Architecture Using the Verilog

Rakesh M. R

Share this Article

Similar Articles with Keyword 'miss'

Downloads: 1

Survey Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 1067 - 1069

A Secure Text (Missile Co-ordinate) Transmission Using Digital Watermarking

Jagtap. D. V, M. D. Patil

Share this Article

Downloads: 1

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 1842 - 1847

A Novel Mac Based Congestion Control System for VANET with Adaptive Routing

Mahanthgouda, Sridhara. K

Share this Article



Top