M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 6, June 2015
ASIC Architectures for Implementing ECC Arithmetic over Finite Fields
Hemanth Ravindra | Jalaja S
Abstract: The ever growing need for improved security for applications over internet has resulted in wide acceptance of Elliptic Curve Cryptography (ECC) in industry and academic research. This growth has started the spread of architectures for implementing ECC from FPGA towards ASIC. Computing scalar multiplication and point inversion forms the core ECC architecture. This paper discusses the ASIC based implementation of these ECC arithmetic primitives over finite fields GF (2m). Scalar multiplication is based on a recursive variant of Karatsuba Algorithm and Inversion algorithms are based on quad-ITA. The arithmetic components are designed using Verilog and implemented using Cadence 45nm fast technology library. The proposed variation of Karatsuba Multiplier has low power considerations and better area delay product.
Keywords: ASIC based ECC, Karatsuba Algorithm variations, Combination of Algorithms, Quad-ITA, Low power design
Edition: Volume 4 Issue 6, June 2015,
Pages: 878 - 884
How to Cite this Article?
Hemanth Ravindra, Jalaja S, "ASIC Architectures for Implementing ECC Arithmetic over Finite Fields", International Journal of Science and Research (IJSR), Volume 4 Issue 6, June 2015, pp. 878-884, https://www.ijsr.net/get_abstract.php?paper_id=SUB155280
How to Share this Article?
Similar Articles with Keyword 'Low power design'
A Power Efficient Design of Reversible RAM Using Pseudo Reed-Muller Expression
Shibinu A. R | Rajkumar.P
Low Power Variable Latency Multiplier With AH Logic
Roobitha Nujum | Jini Cheriyan