Area-Delay-Power Efficient Carry-Select Adder
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Downloads: 118 | Monthly Hits: ⮙10

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 6, June 2015

Area-Delay-Power Efficient Carry-Select Adder

Shruthi Nataraj, Karthik.L

This paper proposes on the logic operations in conventional carry select adder (CSLA) and binary to excess-1 converter (BEC) -based CSLA to study the data dependency and to identify redundant logic operations. The new logic formulations have been proposed by eliminating all the redundant logic operations present in conventional CSLA. In the proposed scheme, the carry-select operation is scheduled before calculation of the final-sum. Anticipating carry-words (corresponding to Cin=0 and 1) and fixed Cin bits are the two Bit- patterns used for logic optimization of carry-select and general units. An efficient CSLA design is obtained using optimized logic units. The proposed CSLA design involves significantly less area and delay than the proposed BEC-based CSLA. Due to small carry-output delay, the proposed CSLA design is good for square root (SQRT) -CSLA. As per the theoretical estimation the proposed SQRT-CSLA involves nearly 35 % less area-delay-product (ADP) than the BEC-based SQRT-CSLA which is the best amongst the existing SQRT-CSLA designs on average for different bit-widths. FPGA synthesis result shows that, the BEC-based SQRT-CSLA design involves more Area-Delay Product and consumes more energy than the proposed SQRT-CLSA on average for different bit-widths.

Keywords: Adder, BEC, Arithmetic unit, Area-Delay Product, MSB, Low power design

Edition: Volume 4 Issue 6, June 2015

Pages: 222 - 226

Share this Article

How to Cite this Article?

Shruthi Nataraj, Karthik.L, "Area-Delay-Power Efficient Carry-Select Adder", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB155187, Volume 4 Issue 6, June 2015, 222 - 226

Enter Your Registered Email Address





Similar Articles with Keyword 'Adder'

Downloads: 59 | Weekly Hits: ⮙2

Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 1042 - 1046

Renovated 32 Bit ALU Using Hybrid Techniques

Manju Davis, Uma N

Share this Article

Downloads: 103 | Weekly Hits: ⮙3

Case Studies, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 2343 - 2346

Simulation of Different bit Carry-Skip Adder in Verilog

Sangeeta Rani, Sachin Kumar

Share this Article

Downloads: 105 | Weekly Hits: ⮙1 | Monthly Hits: ⮙10

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 943 - 949

Design and Analysis of CMOS Multipliers at 180nm and 350nm

Jagmeet Singh, Hardeep Singh

Share this Article

Downloads: 105 | Monthly Hits: ⮙9

Comparative Studies, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 1079 - 1086

A Comparison of Different Fixed Width Multipliers Based On MLCP

Rima N, Nisha R

Share this Article

Downloads: 106 | Weekly Hits: ⮙2 | Monthly Hits: ⮙9

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 2276 - 2280

Implementation and Comparison of Tree Multiplier using Different Circuit Techniques

Subhag Yadav, Vipul Bhatnagar

Share this Article

Similar Articles with Keyword 'BEC'

Downloads: 145 | Weekly Hits: ⮙2

Case Studies, Electronics & Communication Engineering, India, Volume 9 Issue 6, June 2020

Pages: 746 - 749

A Study on Smart Parking Assistance

Faba Sosamma Abraham

Share this Article

Downloads: 151 | Weekly Hits: ⮙4 | Monthly Hits: ⮙13

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 130 - 134

Segmentation of Touching Characters in Indian Scripts

B. Hari Kumar, N. Sateesh

Share this Article

Downloads: 45 | Weekly Hits: ⮙1

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 1842 - 1847

A Novel Mac Based Congestion Control System for VANET with Adaptive Routing

Mahanthgouda, Sridhara. K

Share this Article

Downloads: 53 | Monthly Hits: ⮙7

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 3, March 2021

Pages: 143 - 150

VLSI Architecture Design and Implementation of CANNY Edge Detection Subsystem

Ragi R G, Jayaraj U Kidav, Roshith K

Share this Article

Downloads: 77 | Weekly Hits: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 9 Issue 10, October 2020

Pages: 1156 - 1161

Eye Controlled Wheelchair Using Image Processing Techniques

Prateek Bansal, Ritvik Singhal, Vijay Khare

Share this Article

Similar Articles with Keyword 'Arithmetic unit'

Downloads: 105 | Monthly Hits: ⮙10

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 1378 - 1381

Design and Analysis of Double Precision Floating Point Division Operator Based on CORDIC Algorithm

Chetan Dudhagave, Hari Krishna Moorthy

Share this Article

Downloads: 105 | Weekly Hits: ⮙1 | Monthly Hits: ⮙10

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 943 - 949

Design and Analysis of CMOS Multipliers at 180nm and 350nm

Jagmeet Singh, Hardeep Singh

Share this Article

Downloads: 106 | Weekly Hits: ⮙1 | Monthly Hits: ⮙10

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 901 - 904

Low Power 8 Bit quantum ALU Implementation Using Reversible Logic Structure

Vijay G. Roy, P. R. Indurkar, D. M. Khatri

Share this Article

Downloads: 113 | Weekly Hits: ⮙4

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1729 - 1733

Modified Reverse Converter in Residue Number System via Specific Hybrid Parallel Prefix Adders

Surumi.S, Sukanya Sundaresh

Share this Article

Downloads: 113

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2737 - 2741

A Hierarchical Design of High Performance Carry Select Adder Using Reversible Logic

Amol D. Rewatkar, R. N. Mandavgane, S. R. Vaidya

Share this Article

Similar Articles with Keyword 'Area-Delay Product'

Downloads: 118 | Monthly Hits: ⮙10

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 222 - 226

Area-Delay-Power Efficient Carry-Select Adder

Shruthi Nataraj, Karthik.L

Share this Article

Downloads: 121 | Weekly Hits: ⮙2

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1575 - 1579

Area Efficient Fixed-Point LMS Adaptive Filter

Velloree Khuraijam

Share this Article

Similar Articles with Keyword 'MSB'

Downloads: 34 | Weekly Hits: ⮙1

Survey Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 1067 - 1069

A Secure Text (Missile Co-ordinate) Transmission Using Digital Watermarking

Jagtap. D. V, M. D. Patil

Share this Article

Downloads: 118 | Monthly Hits: ⮙10

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 222 - 226

Area-Delay-Power Efficient Carry-Select Adder

Shruthi Nataraj, Karthik.L

Share this Article

Downloads: 131 | Weekly Hits: ⮙1 | Monthly Hits: ⮙15

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 865 - 868

Fully Reused VLSI Architecture of FM0/Manchester Encoding Technique for Memory Application

Triveni A Patil, Sadhana Choudhary

Share this Article

Similar Articles with Keyword 'Low power design'

Downloads: 103 | Monthly Hits: ⮙4

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 878 - 884

ASIC Architectures for Implementing ECC Arithmetic over Finite Fields

Hemanth Ravindra, Jalaja S

Share this Article

Downloads: 112 | Weekly Hits: ⮙5 | Monthly Hits: ⮙14

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2218 - 2222

A Power Efficient Design of Reversible RAM Using Pseudo Reed-Muller Expression

Shibinu A. R, Rajkumar.P

Share this Article

Downloads: 113 | Weekly Hits: ⮙1 | Monthly Hits: ⮙13

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1779 - 1783

Low Power Variable Latency Multiplier With AH Logic

Roobitha Nujum, Jini Cheriyan

Share this Article

Downloads: 118 | Monthly Hits: ⮙10

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 222 - 226

Area-Delay-Power Efficient Carry-Select Adder

Shruthi Nataraj, Karthik.L

Share this Article

Downloads: 122 | Weekly Hits: ⮙3 | Monthly Hits: ⮙10

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1068 - 1072

High Speed Vedic Multiplier Design Based On CSLA

Sijo Mathew, S. Chinnapparaj, Dr. D. Somasundareswari

Share this Article



Top