A Review: Design and Simulation of Binary Floating Point Multiplier Using VHDL
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Review Papers | Electronics & Communication Engineering | India | Volume 4 Issue 6, June 2015

A Review: Design and Simulation of Binary Floating Point Multiplier Using VHDL

Ujjwala V. Chaudhari, Prof A. P. Dhande

Most of the DSP applications need floating point numbers multiplication. The possible ways to represent real numbers in binary format floating point numbers are, the IEEE 754 standard represents two floating point formats, Binary interchange format and Decimal interchange format. To improve speed multiplication of mantissa is done using specific multiplier replacing Carry Save Multiplier. To give more precision, rounding is not implemented for mantissa multiplication. The binary floating point multiplier is plane to do implemented using VHDL and it is simulated and synthesized by using ModelSim and Xilinx ISE software respectively. The result so got will be compare with the previous work done. Floating point multiplication is important in many commercial applications including financial analysis, banking, tax calculation, currency conversion, insurance, and accounting.

Keywords: floating point, ModelSim, Xilinx ISE, Binary interchange format, Decimal interchange format

Edition: Volume 4 Issue 6, June 2015

Pages: 169 - 171

Share this Article

How to Cite this Article?

Ujjwala V. Chaudhari, Prof A. P. Dhande, "A Review: Design and Simulation of Binary Floating Point Multiplier Using VHDL", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB155127, Volume 4 Issue 6, June 2015, 169 - 171

80 PDF Views | 58 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'floating point'

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 169 - 171

A Review: Design and Simulation of Binary Floating Point Multiplier Using VHDL

Ujjwala V. Chaudhari, Prof A. P. Dhande

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 1378 - 1381

Design and Analysis of Double Precision Floating Point Division Operator Based on CORDIC Algorithm

Chetan Dudhagave, Hari Krishna Moorthy

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 3, March 2015

Pages: 1847 - 1851

Review on Floating Point Adder and Converter Units Using VHDL

Abhishek Kumar, Mayur S. Dhait

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 344 - 347

Area Optimized Double Precision IEEE Floating Point Adder

Elizabeth Joseph Mattam, Deepa Balakrishnan

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 3, March 2013

Pages: 80 - 83

VLSI Implementation of H.264 Transform and Quantization Algorithms

G. Dileepvamshi, P. Ramakrishna

Share this Article

Similar Articles with Keyword 'ModelSim'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 108 - 112

Design and Simulation of Four Stage Pipelining Architecture Using the Verilog

Rakesh M. R

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 169 - 171

A Review: Design and Simulation of Binary Floating Point Multiplier Using VHDL

Ujjwala V. Chaudhari, Prof A. P. Dhande

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 3033 - 3036

FIR Interpolation Filter for Multi-Standard Digital Up Converter Using FPGA

Chaithra M. R., Yashwanth N

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015

Pages: 1799 - 1802

Single Phase Clock Distribution using Low Power VLSI Technology

Krishna Naik Dungavath, Dr V. Vijayalakshmi

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1493 - 1496

Skein and Threefish Implementation on FPGA

Litty.P.Oommen, Anas A S

Share this Article

Similar Articles with Keyword 'Xilinx ISE'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 108 - 112

Design and Simulation of Four Stage Pipelining Architecture Using the Verilog

Rakesh M. R

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015

Pages: 1325 - 1327

A Low Power Highly Applicable Approach for Caches Based on STT-RAM Technology

Neethu Anna Sabu, Sreeja K. A.

Share this Article

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 169 - 171

A Review: Design and Simulation of Binary Floating Point Multiplier Using VHDL

Ujjwala V. Chaudhari, Prof A. P. Dhande

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 1, January 2016

Pages: 1057 - 1059

8 Bit Instructional Processor Performing ALU Operations using FPGA

Nikita V. Nandanwar, A. B. Diggikar

Share this Article

Comparative Studies, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 1079 - 1086

A Comparison of Different Fixed Width Multipliers Based On MLCP

Rima N, Nisha R

Share this Article
Top