A Power Efficient Design of Reversible RAM Using Pseudo Reed-Muller Expression
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064



Downloads: 112 | Weekly Hits: ⮙5 | Monthly Hits: ⮙14

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 5, May 2015

A Power Efficient Design of Reversible RAM Using Pseudo Reed-Muller Expression

Shibinu A. R, Rajkumar.P

Power dissipation is considered as one of the most important factors while designing a circuit. Reversible logic has become a promising technology in low power design. It is because reversible logic utilizes only very less power, thereby leading to less power dissipation. Conventional circuits which are irreversible in nature are subject to very large amount of minimum power dissipation per signal transition. Reversible logic is considered as a computing paradigm in which there is a one-to-one mapping between the input vectors and the output vectors. In this paper we discuss with reversible circuits and reversibility which in future will be considered as a trend towards low power design. Combinational circuits were the primary ones to be implemented using this technique. Later on, few researches also contributed towards sequential circuits. In this paper we implement a Reversible RAM that dissipates less power than the conventional RAM circuitry. Here we use Pseudo Reed-Muller expressions (PSDRM) for the synthesis of the design. There are also various other methods of synthesis. But it has been found that PSDRM circuits are more efficient than other techniques such as Positive Polarity Reed-Muller (PPRM) expression and Fixed Polarity Reed-Muller (FPRM) expression based circuits. By using this technique there is more optimization as well as improvement in other factors such as number of gates, memory usage, garbage output, quantum cost etc.

Keywords: Reversible logic, Sequential circuits, PSDRM, Garbage output, quantum cost, RAM

Edition: Volume 4 Issue 5, May 2015

Pages: 2218 - 2222

Share this Article

How to Cite this Article?

Shibinu A. R, Rajkumar.P, "A Power Efficient Design of Reversible RAM Using Pseudo Reed-Muller Expression", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB154671, Volume 4 Issue 5, May 2015, 2218 - 2222

Enter Your Registered Email Address





Similar Articles with Keyword 'Reversible logic'

Downloads: 102 | Monthly Hits: ⮙8

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014

Pages: 2286 - 2288

A Review on Reversible Logic Gate Multipliers

Supreetha Rao, Supreetha M, Vidya Venkatesh, Prajna

Share this Article

Downloads: 104 | Weekly Hits: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016

Pages: 2433 - 2438

A Novel Design of Low Power 4:2 Compressor using Adiabatic Logic

Shaswat Singh Bhardwaj, Vishal Moyal

Share this Article

Downloads: 106 | Weekly Hits: ⮙1 | Monthly Hits: ⮙10

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 901 - 904

Low Power 8 Bit quantum ALU Implementation Using Reversible Logic Structure

Vijay G. Roy, P. R. Indurkar, D. M. Khatri

Share this Article

Downloads: 106 | Weekly Hits: ⮙1 | Monthly Hits: ⮙9

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014

Pages: 1100 - 1102

Design and Implementation BCD adder Using Integrated Qubit Gates for Quantum Applications

G. Sivakrishna, K. Amarnath, S. Madhava Rao

Share this Article

Downloads: 108 | Monthly Hits: ⮙10

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 2089 - 2092

Low Power Security System by Using Dral

B. Rashika, R. Ramadoss

Share this Article

Similar Articles with Keyword 'Sequential circuits'

Downloads: 112 | Weekly Hits: ⮙5 | Monthly Hits: ⮙14

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2218 - 2222

A Power Efficient Design of Reversible RAM Using Pseudo Reed-Muller Expression

Shibinu A. R, Rajkumar.P

Share this Article

Downloads: 113 | Monthly Hits: ⮙14

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 741 - 743

Digital Multipliers: A Review

Jyoti Sharma, Sachin Kumar

Share this Article

Downloads: 118 | Weekly Hits: ⮙3

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 1475 - 1478

New Design for Obtain Fault Tolerant Logic Gate Using Quantum-Dot Cellular Automata

Punam Prabhakar Bhalerao, Sameena Zafar

Share this Article

Similar Articles with Keyword 'Garbage output'

Downloads: 102 | Monthly Hits: ⮙8

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014

Pages: 2286 - 2288

A Review on Reversible Logic Gate Multipliers

Supreetha Rao, Supreetha M, Vidya Venkatesh, Prajna

Share this Article

Downloads: 106 | Weekly Hits: ⮙1 | Monthly Hits: ⮙9

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014

Pages: 1100 - 1102

Design and Implementation BCD adder Using Integrated Qubit Gates for Quantum Applications

G. Sivakrishna, K. Amarnath, S. Madhava Rao

Share this Article

Downloads: 112 | Weekly Hits: ⮙5 | Monthly Hits: ⮙14

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2218 - 2222

A Power Efficient Design of Reversible RAM Using Pseudo Reed-Muller Expression

Shibinu A. R, Rajkumar.P

Share this Article

Downloads: 114 | Weekly Hits: ⮙2 | Monthly Hits: ⮙12

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015

Pages: 2143 - 2148

Design and Implementation of 8 BIT Vedic Multipliers USING HNG Gates

Illa Bharti, Manisha Waje

Share this Article

Downloads: 128 | Monthly Hits: ⮙13

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 64 - 68

Design and Implementation of Ternary Bidirectional Barrel Shifter Using Multi-Valued Reversible Logic

Sunil Thomas Paul, M. Rajmohan

Share this Article

Similar Articles with Keyword 'quantum cost'

Downloads: 102 | Monthly Hits: ⮙8

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014

Pages: 2286 - 2288

A Review on Reversible Logic Gate Multipliers

Supreetha Rao, Supreetha M, Vidya Venkatesh, Prajna

Share this Article

Downloads: 106 | Weekly Hits: ⮙1 | Monthly Hits: ⮙9

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014

Pages: 1100 - 1102

Design and Implementation BCD adder Using Integrated Qubit Gates for Quantum Applications

G. Sivakrishna, K. Amarnath, S. Madhava Rao

Share this Article

Downloads: 112 | Weekly Hits: ⮙5 | Monthly Hits: ⮙14

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 2218 - 2222

A Power Efficient Design of Reversible RAM Using Pseudo Reed-Muller Expression

Shibinu A. R, Rajkumar.P

Share this Article

Downloads: 128 | Monthly Hits: ⮙13

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 64 - 68

Design and Implementation of Ternary Bidirectional Barrel Shifter Using Multi-Valued Reversible Logic

Sunil Thomas Paul, M. Rajmohan

Share this Article

Similar Articles with Keyword 'RAM'

Downloads: 45 | Weekly Hits: ⮙1

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 1842 - 1847

A Novel Mac Based Congestion Control System for VANET with Adaptive Routing

Mahanthgouda, Sridhara. K

Share this Article

Downloads: 48 | Weekly Hits: ⮙7 | Monthly Hits: ⮙24

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 3, March 2021

Pages: 962 - 965

Design of Air Quality Analysis Monitoring Using LoRaMOTE Developing Module

Dr. L. Thulasimani, S. Sangeetha Mary, Vimalathithan Rathinasabapathy

Share this Article

Downloads: 67 | Weekly Hits: ⮙2 | Monthly Hits: ⮙8

Research Paper, Electronics & Communication Engineering, India, Volume 9 Issue 10, October 2020

Pages: 924 - 929

A Novel Approach to Reduce the Handover Probabilities due to Wrong Decision

Shweta Patil, Mohammed Bakhar, Pallavi Biradar

Share this Article

Downloads: 91 | Weekly Hits: ⮙5

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1335 - 1340

Robust Segmentation and Classification of Histopathological Image

Jincy Wilson, Vipin V. R.

Share this Article

Downloads: 93 | Weekly Hits: ⮙4 | Monthly Hits: ⮙13

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 4, April 2014

Pages: 818 - 823

Designing of Bandwidth Improved h Shaped Microstrip Patch Antenna for Bluetooth Applications Using Ansoft HFSS

Chaitali J. Ingale, Anand. K. Pathrikar

Share this Article



Top