Implementation of Decimal Matrix Code For Multiple Cell Upsets in Memory
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064



Downloads: 113 | Weekly Hits: ⮙2

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 5, May 2015

Implementation of Decimal Matrix Code For Multiple Cell Upsets in Memory

Shwetha N, Shambhavi S

Transient multiple cell upsets (MCUs) are becoming major issues in the reliability of memories exposed to radiation environment. To prevent MCUs from causing data corruption ,more complex error correction codes (ECCs) are widely used to protect memory, but the main problem is that they would Require higher delay overhead. Recently, matrix codes(MCs) based on Hamming codes have been proposed for memory protection. The main issue is that they are double error correction codes and the error correction capabilities are not improved in all cases. In this paper,novel decimal matrix code (DMC) based on divide-symbol is proposed to enhance memory reliability with lower delay overhead. The proposed DMC utilizes decimal algorithm to obtain the maximum error detection capability. Moreover, the encoder-reuse technique (ERT) is proposed to minimize the area overhead of extra circuits without disturbing the whole encoding and decoding processes. ERT uses DMC encoder itself to be part of the decoder. The proposed DMC is compared to well-known codes such as the existing Hamming, MCs, and punctured difference set (PDS) codes.

Keywords: Decimal algorithm, error correction codes ECCs, mean time to failure MTTF, memory, multiple cells upsets MCUs

Edition: Volume 4 Issue 5, May 2015

Pages: 1503 - 1509

Share this Article

How to Cite this Article?

Shwetha N, Shambhavi S, "Implementation of Decimal Matrix Code For Multiple Cell Upsets in Memory", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB154502, Volume 4 Issue 5, May 2015, 1503 - 1509

Enter Your Registered Email Address





Similar Articles with Keyword 'Decimal algorithm'

Downloads: 113 | Weekly Hits: ⮙2

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1503 - 1509

Implementation of Decimal Matrix Code For Multiple Cell Upsets in Memory

Shwetha N, Shambhavi S

Share this Article

Downloads: 116 | Weekly Hits: ⮙1 | Monthly Hits: ⮙8

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1689 - 1694

A New Methodology for Error Detection and Correction to Realize Fault Tolerant Memory

Neethu V, Anju S L

Share this Article

Similar Articles with Keyword 'memory'

Downloads: 100 | Monthly Hits: ⮙6

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 2286 - 2288

Realization of Programmable PRPG with Enhanced Fault Coverage Gradient

Lakshmi Asokan, Jeena Maria Cherian

Share this Article

Downloads: 101 | Monthly Hits: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1597 - 1602

Design Of 7T SRAM Cell Using Self-Controllable Voltage Level Circuit to Achieve Low Power

Vema Vishnu Priya, G.Ramesh

Share this Article

Downloads: 102 | Weekly Hits: ⮙1 | Monthly Hits: ⮙6

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2174 - 2176

Implementation of Enhanced Cache Controller with Multi-Sized Outputs

Sweety M Pinjani, Prof. V. B. Baru

Share this Article

Downloads: 103 | Weekly Hits: ⮙2 | Monthly Hits: ⮙16

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1862 - 1867

FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations

Lekshmipriya S., Suby Varghese

Share this Article

Downloads: 104 | Weekly Hits: ⮙4

Survey Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1097 - 1102

A Survey on an VLSI Based Data Transfer Schemes

Saiju Lukose, Gnana Sheela K

Share this Article



Top