Views: 125 , Downloads: 105 | CTR: 84 % | Weekly Popularity: ⮙1
M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 5, May 2015
Design and Analysis of Asynchronous 16*16 Adiabatic Vedic Multiplier Using ECRL and EEAL Logic
C. S. Harmya Sreeja, N. Sri Krishna Yadav
In this paper, we describe adiabatic Vedic multiplier using efficient charge recovery logic (ECRL) and energy efficient adiabatic logic (EEAL). In today-s world low power hindrance have become a major important factor in modern VLSI design. Because of the increasingly draconian demands for battery space and weight in portable multimedia devices, energy productive and high yielding circuits are required, particularly in digital multipliers which are basic building blocks of digital signal processors. For speed and power criteria the Urdhva-Tiryagbhayam Vedic multiplier is effective and adiabatic logic style is said to be an attractive solution for low power electronic applications. With adiabatic logic most of the energy is restored to the source instead of dissipating as heat. Proposed work focuses on the design of low power and area-efficient adiabatic Vedic multiplier using TSMC0.18m CMOS process technology in HSPICE G2012.06.
Keywords: Adiabatic logic, Vedic Multipliers, ECRL logic, EEAL logic, Performance Comparison
Edition: Volume 4 Issue 5, May 2015
Pages: 1409 - 1413
How to Cite this Article?
C. S. Harmya Sreeja, N. Sri Krishna Yadav, "Design and Analysis of Asynchronous 16*16 Adiabatic Vedic Multiplier Using ECRL and EEAL Logic", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB154485, Volume 4 Issue 5, May 2015, 1409 - 1413
125 PDF Views | 105 PDF Downloads
Similar Articles with Keyword 'Adiabatic logic'
Views: 122 , Downloads: 104 | CTR: 85 % | Weekly Popularity: ⮙2
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016
Pages: 2433 - 2438A Novel Design of Low Power 4:2 Compressor using Adiabatic Logic
Shaswat Singh Bhardwaj, Vishal Moyal
Views: 125 , Downloads: 105 | CTR: 84 % | Weekly Popularity: ⮙1
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 1409 - 1413Design and Analysis of Asynchronous 16*16 Adiabatic Vedic Multiplier Using ECRL and EEAL Logic
C. S. Harmya Sreeja, N. Sri Krishna Yadav
Views: 119 , Downloads: 106 | CTR: 89 %
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 1214 - 1218Review on Different Types of Power Efficient Adiabatic Logics
Vijendra Pratap Singh, Dr. S.R.P Sinha
Views: 139 , Downloads: 108 | CTR: 78 % | Weekly Popularity: ⮙5
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 2089 - 2092Low Power Security System by Using Dral
B. Rashika, R. Ramadoss
Views: 127 , Downloads: 114 | CTR: 90 % | Weekly Popularity: ⮙6
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 6, June 2016
Pages: 2363 - 2367Design and Analysis of f2g Gate using Adiabatic Technique
Renganayaki.G, Thiyagu.P
Similar Articles with Keyword 'Vedic Multipliers'
Views: 125 , Downloads: 105 | CTR: 84 % | Weekly Popularity: ⮙1
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 1409 - 1413Design and Analysis of Asynchronous 16*16 Adiabatic Vedic Multiplier Using ECRL and EEAL Logic
C. S. Harmya Sreeja, N. Sri Krishna Yadav
Views: 147 , Downloads: 113 | CTR: 77 % | Weekly Popularity: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015
Pages: 2143 - 2148Design and Implementation of 8 BIT Vedic Multipliers USING HNG Gates
Illa Bharti, Manisha Waje
Similar Articles with Keyword 'ECRL logic'
Views: 125 , Downloads: 105 | CTR: 84 % | Weekly Popularity: ⮙1
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 1409 - 1413Design and Analysis of Asynchronous 16*16 Adiabatic Vedic Multiplier Using ECRL and EEAL Logic
C. S. Harmya Sreeja, N. Sri Krishna Yadav
Views: 143 , Downloads: 125 | CTR: 87 % | Weekly Popularity: ⮙1
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015
Pages: 258 - 263Carry Select Adder Implementation using Asynchronous Fine Grain Power Gated Logic
Nadisha E B, Akhila P R
Views: 180 , Downloads: 126 | CTR: 70 % | Weekly Popularity: ⮙2
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 6, June 2016
Pages: 1270 - 1274Design and Analysis of Full Adder Using Adiabatic Logic
Durgesh Patel, Dr. S. R. P. Sinha
Similar Articles with Keyword 'Performance Comparison'
Views: 125 , Downloads: 105 | CTR: 84 % | Weekly Popularity: ⮙1
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 1409 - 1413Design and Analysis of Asynchronous 16*16 Adiabatic Vedic Multiplier Using ECRL and EEAL Logic
C. S. Harmya Sreeja, N. Sri Krishna Yadav
Views: 119 , Downloads: 106 | CTR: 89 % | Weekly Popularity: ⮙3
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 1205 - 1210A Novel Low power and Area Efficient Carry-Lookahead Adder Using MOD-GDI Technique
Pinninti Kishore, P. V. Sridevi, K. Babulu, K.S Pradeep Chandra
Views: 127 , Downloads: 112 | CTR: 88 % | Weekly Popularity: ⮙1
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 6 Issue 5, May 2017
Pages: 1866 - 1869Common Phase Error Correction and Equalization of a Signal with Tilted Phase
Nisha Mary Joseph, Amrutha V Nair
Views: 135 , Downloads: 115 | CTR: 85 % | Weekly Popularity: ⮙5
Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014
Pages: 1597 - 1601Routing Protocols for Mobile Ad Hoc Networks: A Review
Kirti, Nishi
Views: 156 , Downloads: 120 | CTR: 77 % | Weekly Popularity: ⮙7
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014
Pages: 165 - 168Performance Comparison of PID and FLC Controller for Submarine Depth Control using LabVIEW
K.Surendra, B. Leela Kumari