Downloads: 107
M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 5, May 2015
Design and Analysis of Asynchronous 16*16 Adiabatic Vedic Multiplier Using ECRL and EEAL Logic
C. S. Harmya Sreeja, N. Sri Krishna Yadav
Abstract: In this paper, we describe adiabatic Vedic multiplier using efficient charge recovery logic (ECRL) and energy efficient adiabatic logic (EEAL). In today-s world low power hindrance have become a major important factor in modern VLSI design. Because of the increasingly draconian demands for battery space and weight in portable multimedia devices, energy productive and high yielding circuits are required, particularly in digital multipliers which are basic building blocks of digital signal processors. For speed and power criteria the Urdhva-Tiryagbhayam Vedic multiplier is effective and adiabatic logic style is said to be an attractive solution for low power electronic applications. With adiabatic logic most of the energy is restored to the source instead of dissipating as heat. Proposed work focuses on the design of low power and area-efficient adiabatic Vedic multiplier using TSMC0.18m CMOS process technology in HSPICE G2012.06.
Keywords: Adiabatic logic, Vedic Multipliers, ECRL logic, EEAL logic, Performance Comparison
Edition: Volume 4 Issue 5, May 2015,
Pages: 1409 - 1413
How to Cite this Article?
C. S. Harmya Sreeja, N. Sri Krishna Yadav, "Design and Analysis of Asynchronous 16*16 Adiabatic Vedic Multiplier Using ECRL and EEAL Logic", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=SUB154485, Volume 4 Issue 5, May 2015, 1409 - 1413
How to Share this Article?
Similar Articles with Keyword 'Adiabatic logic'
Downloads: 105
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016
Pages: 2433 - 2438A Novel Design of Low Power 4:2 Compressor using Adiabatic Logic
Shaswat Singh Bhardwaj, Vishal Moyal
Downloads: 109
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 2089 - 2092Low Power Security System by Using Dral
B. Rashika, R. Ramadoss
Similar Articles with Keyword 'Vedic Multipliers'
Downloads: 1
Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 9, September 2021
Pages: 122 - 125Design of 256 x 256 bit Vedic Multiplier
Aishwarya K M, Dr. Kiran V
Downloads: 114
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015
Pages: 2143 - 2148Design and Implementation of 8 BIT Vedic Multipliers USING HNG Gates
Illa Bharti, Manisha Waje
Similar Articles with Keyword 'ECRL logic'
Downloads: 127
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015
Pages: 258 - 263Carry Select Adder Implementation using Asynchronous Fine Grain Power Gated Logic
Nadisha E B, Akhila P R
Downloads: 131
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 6, June 2016
Pages: 1270 - 1274Design and Analysis of Full Adder Using Adiabatic Logic
Durgesh Patel, Dr. S. R. P. Sinha
Similar Articles with Keyword 'Performance Comparison'
Downloads: 110
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 1205 - 1210A Novel Low power and Area Efficient Carry-Lookahead Adder Using MOD-GDI Technique
Pinninti Kishore, P. V. Sridevi, K. Babulu, K.S Pradeep Chandra
Downloads: 116
Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014
Pages: 1597 - 1601Routing Protocols for Mobile Ad Hoc Networks: A Review
Kirti, Nishi
Similar Articles with Keyword 'Adiabatic'
Downloads: 105
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 4, April 2016
Pages: 2433 - 2438A Novel Design of Low Power 4:2 Compressor using Adiabatic Logic
Shaswat Singh Bhardwaj, Vishal Moyal
Downloads: 109
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 2089 - 2092Low Power Security System by Using Dral
B. Rashika, R. Ramadoss
Similar Articles with Keyword 'logic'
Downloads: 127
Research Paper, Electronics & Communication Engineering, India, Volume 7 Issue 6, June 2018
Pages: 1662 - 1664Enhancement of Gray Level Image by Fuzzy and Filter Technique
Monalisa Pandey, Pankaj Sharma
Downloads: 1
Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 10, October 2021
Pages: 762 - 764Smart Antennas: Technological Advancement for Wireless Communication Networks
Jyoti Jha
Similar Articles with Keyword 'Vedic'
Downloads: 1
Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 9, September 2021
Pages: 122 - 125Design of 256 x 256 bit Vedic Multiplier
Aishwarya K M, Dr. Kiran V
Downloads: 61
Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020
Pages: 1042 - 1046Renovated 32 Bit ALU Using Hybrid Techniques
Manju Davis, Uma N
Similar Articles with Keyword 'Multipliers'
Downloads: 1
Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 9, September 2021
Pages: 122 - 125Design of 256 x 256 bit Vedic Multiplier
Aishwarya K M, Dr. Kiran V
Downloads: 99
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 3033 - 3036FIR Interpolation Filter for Multi-Standard Digital Up Converter Using FPGA
Chaithra M. R., Yashwanth N
Similar Articles with Keyword 'ECRL'
Downloads: 116
Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 6, June 2016
Pages: 2363 - 2367Design and Analysis of f2g Gate using Adiabatic Technique
Renganayaki.G, Thiyagu.P
Downloads: 125
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 43 - 45Low Power Circuit Design Using Positive Feedback Adiabatic Logic
Arjun Mishra, Neha Singh
Similar Articles with Keyword 'Performance'
Downloads: 1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, Egypt, Volume 10 Issue 12, December 2021
Pages: 1281 - 1287Feature Level Fusion of Palmprint and Iris Images for Person Identification
May Essam, Fayez Wanis Zaki, Mervat El-Seddek
Downloads: 2
Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 8, August 2021
Pages: 509 - 513A CNN Based Embedded System for Improved Face Recognition
Sowmya .R, J. Jhansi
Similar Articles with Keyword 'Comparison'
Downloads: 146
Comparative Studies, Electronics & Communication Engineering, India, Volume 9 Issue 6, June 2020
Pages: 750 - 753A Comparative Study on the Diagnosis of Skin Cancer using different Models in Deep Learning
Surya S Kumar, Dhanesh M S
Downloads: 138
Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 5, May 2013
Pages: 229 - 233Study of R2R 4-Bit and 8-Bit DAC circuit using Multisim Technology
Raghavendra. R, S.A Hariprasad, M.Uttara Kumari