International Journal of Science and Research (IJSR)
Since Year 2012 | Open Access | Fully Refereed | Peer Reviewed

Downloads: 127

Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 5, May 2015

Domino CMOS Implementation of Power Optimized and High Performance CLA Adder

Kistipati Karthik Reddy | Jeeru Dinesh Reddy

Abstract: A carry look-ahead adder enhances speed of addition since it produces final carry out before generating final sum. Proposed work implements circuit design for a low-power high speed carry look ahead adder using Domino logic and results of propagation delay, average and maximum power is calculated in high precise analog design environment (ADE). The technology node assumed here is 180nm. Domino CMOS circuits enjoy area, delay and testability advantages over static circuits as such proposed architecture is general and can be upgraded to NP Domino or Zipper circuits. The basic building blocks starting at transistor level and logical blocks for adder and carry look-ahead logic is designed in Cadence Virtuoso cell-library and simulated in ADE_L.

Keywords: CMOS, ADE, CLA, LVS, DRC

Edition: Volume 4 Issue 5, May 2015,

Pages: 1301 - 1305

Domino CMOS Implementation of Power Optimized and High Performance CLA Adder

How to Cite this Article?

Kistipati Karthik Reddy, Jeeru Dinesh Reddy, "Domino CMOS Implementation of Power Optimized and High Performance CLA Adder ", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=SUB154455, Volume 4 Issue 5, May 2015, 1301 - 1305, #ijsrnet

How to Share this Article?

Similar Articles with Keyword 'CMOS'