Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 5, May 2015
Domino CMOS Implementation of Power Optimized and High Performance CLA Adder
Kistipati Karthik Reddy, Jeeru Dinesh Reddy
A carry look-ahead adder enhances speed of addition since it produces final carry out before generating final sum. Proposed work implements circuit design for a low-power high speed carry look ahead adder using Domino logic and results of propagation delay, average and maximum power is calculated in high precise analog design environment (ADE).The technology node assumed here is 180nm.Domino CMOS circuits enjoy area, delay and testability advantages over static circuits as such proposed architecture is general and can be upgraded to NP Domino or Zipper circuits. The basic building blocks starting at transistor level and logical blocks for adder and carry look-ahead logic is designed in Cadence Virtuoso cell-library and simulated in ADE_L.
Keywords: CMOS, ADE, CLA, LVS, DRC
Edition: Volume 4 Issue 5, May 2015
Pages: 1301 - 1305
How to Cite this Article?
Kistipati Karthik Reddy, Jeeru Dinesh Reddy, "Domino CMOS Implementation of Power Optimized and High Performance CLA Adder ", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB154455, Volume 4 Issue 5, May 2015, 1301 - 1305
31 PDF Views | 25 PDF Downloads
Similar Articles with Keyword 'CMOS'
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 1, January 2015
Pages: 2703 - 2707Introduction to Multiple Beams Adaptive Linear Array Using Genetic Algorithm
Ummul Khair Maria Roohi
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015
Pages: 2335 - 2340Analysis of Design of Schmitt Trigger Based SRAM Cell Using a Novel Power Reduction Technique
J. Madhuri, S. Anitha
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 2827 - 2831Analysis of Modified Hybrid Full Adder with High Speed
Jigyasa, Kumar Saurabh
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 2737 - 2741A Hierarchical Design of High Performance Carry Select Adder Using Reversible Logic
Amol D. Rewatkar, R. N. Mandavgane, S. R. Vaidya
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015
Pages: 257 - 260Low Phase Noise Ring Oscillator Using Current Steering Technique
G. Gopal, Sri M. Madhusudhan Reddy
Similar Articles with Keyword 'ADE'
Survey Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 1067 - 1069A Secure Text (Missile Co-ordinate) Transmission Using Digital Watermarking
Jagtap. D. V, M. D. Patil
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015
Pages: 2335 - 2340Analysis of Design of Schmitt Trigger Based SRAM Cell Using a Novel Power Reduction Technique
J. Madhuri, S. Anitha
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 2184 - 2187BER Analysis of Turbo Coded Channel
Dinesh Verma, Manish Kumar
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 2827 - 2831Analysis of Modified Hybrid Full Adder with High Speed
Jigyasa, Kumar Saurabh
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015
Pages: 1064 - 1068A Novel Architecture for High Quality Random Number Generation based on Enhanced WELL Method
Harigovind, Vinoj P.G.
Similar Articles with Keyword 'CLA'
Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 1862 - 1867FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations
Lekshmipriya S., Suby Varghese
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 1842 - 1847A Novel Mac Based Congestion Control System for VANET with Adaptive Routing
Mahanthgouda, Sridhara. K
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 1335 - 1340Robust Segmentation and Classification of Histopathological Image
Jincy Wilson, Vipin V. R.
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015
Pages: 983 - 987Classification of Age from Facial Features of Humans
Poonam Shirode, S. M. Handore
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 2184 - 2187BER Analysis of Turbo Coded Channel
Dinesh Verma, Manish Kumar
Similar Articles with Keyword 'DRC'
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 1301 - 1305Domino CMOS Implementation of Power Optimized and High Performance CLA Adder
Kistipati Karthik Reddy, Jeeru Dinesh Reddy
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 8 Issue 5, May 2019
Pages: 120 - 122Development of QA Cell for PDK Validation and Automation using Cadence Skill
Payel Das, Santanu Nandy