Domino CMOS Implementation of Power Optimized and High Performance CLA Adder
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 5, May 2015

Domino CMOS Implementation of Power Optimized and High Performance CLA Adder

Kistipati Karthik Reddy, Jeeru Dinesh Reddy

A carry look-ahead adder enhances speed of addition since it produces final carry out before generating final sum. Proposed work implements circuit design for a low-power high speed carry look ahead adder using Domino logic and results of propagation delay, average and maximum power is calculated in high precise analog design environment (ADE).The technology node assumed here is 180nm.Domino CMOS circuits enjoy area, delay and testability advantages over static circuits as such proposed architecture is general and can be upgraded to NP Domino or Zipper circuits. The basic building blocks starting at transistor level and logical blocks for adder and carry look-ahead logic is designed in Cadence Virtuoso cell-library and simulated in ADE_L.

Keywords: CMOS, ADE, CLA, LVS, DRC

Edition: Volume 4 Issue 5, May 2015

Pages: 1301 - 1305

Share this Article

How to Cite this Article?

Kistipati Karthik Reddy, Jeeru Dinesh Reddy, "Domino CMOS Implementation of Power Optimized and High Performance CLA Adder ", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB154455, Volume 4 Issue 5, May 2015, 1301 - 1305

116 PDF Views | 93 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'CMOS'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014

Pages: 481 - 483

Communication of Multi Mobile-Robots Based On ZigBee Network

Taskeen Sultana, Zeenath

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015

Pages: 257 - 260

Low Phase Noise Ring Oscillator Using Current Steering Technique

G. Gopal, Sri M. Madhusudhan Reddy

Share this Article

Research Paper, Electronics & Communication Engineering, Sudan, Volume 3 Issue 7, July 2014

Pages: 1756 - 1759

Verification of a Readout Design for Multiple Energy Discrimination working in Single Photon Processing Pixel Array

Suliman Abdalla, Bengt Oelmman, Amin Babiker

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1597 - 1602

Design Of 7T SRAM Cell Using Self-Controllable Voltage Level Circuit to Achieve Low Power

Vema Vishnu Priya, G.Ramesh

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1205 - 1210

A Novel Low power and Area Efficient Carry-Lookahead Adder Using MOD-GDI Technique

Pinninti Kishore, P. V. Sridevi, K. Babulu, K.S Pradeep Chandra

Share this Article

Similar Articles with Keyword 'ADE'

Case Studies, Electronics & Communication Engineering, India, Volume 9 Issue 6, June 2020

Pages: 746 - 749

A Study on Smart Parking Assistance

Faba Sosamma Abraham

Share this Article

Survey Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 1067 - 1069

A Secure Text (Missile Co-ordinate) Transmission Using Digital Watermarking

Jagtap. D. V, M. D. Patil

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 9 Issue 10, October 2020

Pages: 662 - 664

Vehicle Parking System

Hira Showkat Kanth, Guru Parshad Panchal, Dr. Rajesh Gargi

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 7, July 2020

Pages: 576 - 579

Software Loading and Testing Facility for DMC

V. Abinaya, Girish H.

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 7, July 2013

Pages: 264 - 267

Implementation of an Arithmetic Logic Unit using Area Efficient Carry Look-Ahead Adder and Booths Multiplier

Sarwagya Chaudhary

Share this Article

Similar Articles with Keyword 'CLA'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 1842 - 1847

A Novel Mac Based Congestion Control System for VANET with Adaptive Routing

Mahanthgouda, Sridhara. K

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1335 - 1340

Robust Segmentation and Classification of Histopathological Image

Jincy Wilson, Vipin V. R.

Share this Article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1862 - 1867

FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations

Lekshmipriya S., Suby Varghese

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 983 - 987

Classification of Age from Facial Features of Humans

Poonam Shirode, S. M. Handore

Share this Article

Research Paper, Electronics & Communication Engineering, Sudan, Volume 4 Issue 5, May 2015

Pages: 1949 - 1953

Comparison of Detection Techniques in Spectrum Sensing

Salma Ibrahim AL haj Mustafa, Amin Babiker A/Nabi Mustafa

Share this Article

Similar Articles with Keyword 'DRC'

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1301 - 1305

Domino CMOS Implementation of Power Optimized and High Performance CLA Adder

Kistipati Karthik Reddy, Jeeru Dinesh Reddy

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 8 Issue 5, May 2019

Pages: 120 - 122

Development of QA Cell for PDK Validation and Automation using Cadence Skill

Payel Das, Santanu Nandy

Share this Article
Top