International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Since Year 2012 | Open Access | Fully Refereed | Peer Reviewed

ISSN: 2319-7064




Downloads: 113

Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 5, May 2015


Design of CMOS Tapered Buffer for High Speed and Low Power Applications using 65nm Technology

Ankur Saxena | Payal Kaushik


Abstract: This paper describes the power dissipation and propagation delay issues in CMOS buffer circuits while driving large capacitive loads which are often presents in CMOS IC-s and proposes a CMOS buffer design for minimizing power dissipation and propagation delay. The reduction in power dissipation is achieved by minimizing short circuit power and subthreshold leakage power which is predominant when supply voltage (VDD) and threshold voltage (Vth) are scaled down for low voltage applications. The proposed buffer has been designed and simulated using Tanner SPICE tool in 65 nm VLSI technology. The results show that modified taper buffer design has a substantial amount of decrease in power dissipation.


Keywords: CMOS, Taper Buffer, VLSI


Edition: Volume 4 Issue 5, May 2015,


Pages: 1262 - 1265

Design of CMOS Tapered Buffer for High Speed and Low Power Applications using 65nm Technology


How to Cite this Article?

Ankur Saxena, Payal Kaushik, "Design of CMOS Tapered Buffer for High Speed and Low Power Applications using 65nm Technology", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=SUB154358, Volume 4 Issue 5, May 2015, 1262 - 1265, #ijsrnet

How to Share this Article?

Enter Your Email Address




Similar Articles with Keyword 'CMOS'

Downloads: 1

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 6, June 2021

Pages: 1505 - 1508

Design of Two Stage CMOS Operational Amplifier

Rahul Kumar [8]

Share this Article

Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Review Papers, Electronics & Communication Engineering, India, Volume 11 Issue 4, April 2022

Pages: 516 - 519

Review for Design Considerations of SAR ADC in CMOS 32 NM Technology

Monu Thool | Dr. Girish D. Korde | Prof. Anant W. Hinganikar

Share this Article


Top