Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 5, May 2015
Design of CMOS Tapered Buffer for High Speed and Low Power Applications using 65nm Technology
Ankur Saxena | Payal Kaushik
Abstract: This paper describes the power dissipation and propagation delay issues in CMOS buffer circuits while driving large capacitive loads which are often presents in CMOS IC-s and proposes a CMOS buffer design for minimizing power dissipation and propagation delay. The reduction in power dissipation is achieved by minimizing short circuit power and subthreshold leakage power which is predominant when supply voltage (VDD) and threshold voltage (Vth) are scaled down for low voltage applications. The proposed buffer has been designed and simulated using Tanner SPICE tool in 65 nm VLSI technology. The results show that modified taper buffer design has a substantial amount of decrease in power dissipation.
Keywords: CMOS, Taper Buffer, VLSI
Edition: Volume 4 Issue 5, May 2015,
Pages: 1262 - 1265
How to Cite this Article?
Ankur Saxena, Payal Kaushik, "Design of CMOS Tapered Buffer for High Speed and Low Power Applications using 65nm Technology", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=SUB154358, Volume 4 Issue 5, May 2015, 1262 - 1265, #ijsrnet
How to Share this Article?
Similar Articles with Keyword 'CMOS'
Design of Two Stage CMOS Operational Amplifier
Review for Design Considerations of SAR ADC in CMOS 32 NM Technology
Monu Thool | Dr. Girish D. Korde | Prof. Anant W. Hinganikar