International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Most Trusted Research Journal Since Year 2012

ISSN: 2319-7064



Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 4, April 2015

Comparative Study on Logic Gates Using Bulk Transmission Gate and Double Gate Transmission Gate

Sima Baidya, Arindam Chakraborty

In VLSI technology, field effect transistors are promising candidate to extend moor-s law in coming years its stated that the number of die or the number of chip will be double in every 18 month. Recently double gate MOSFET has been demonstrated to allow better performance in means of power and delay as power and performance have become the predominant concern for chip designer. In this paper, we are represent the study on logic gates using bulk transmission gate and double gate transmission gate and compare the results in between the two in the form of power i.e leakage power, static power and dynamic power in 45nm technology. So we characterized and validate arithmetic logic gates that are AND gate, XOR gate using the platform cadence virtuoso in 45 nm technology. And the experimental results show that using double gate transmission gate we get the better performance that means low leakage power dissipation.

Keywords: Transmission Gate, Double gate MOSFET, Bulk transmission gate, Double Gate Transmission gate

Edition: Volume 4 Issue 4, April 2015

Pages: 3321 - 3325


How to Cite this Article?

Sima Baidya, Arindam Chakraborty, "Comparative Study on Logic Gates Using Bulk Transmission Gate and Double Gate Transmission Gate", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB153955, Volume 4 Issue 4, April 2015, 3321 - 3325

18 PDF Views | 24 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Transmission Gate'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014

Pages: 1100 - 1104

Leakage Power Reduction in 5-Bit Full Adder using Keeper & Footer Transistor

Narendra Yadav, Vipin Kumar Gupta

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 1025 - 1029

Design and Analysis of Dynamic Comparator with Reduced Power and Delay

Shashank Shekhar, Dr. S. R. P. Sinha

Share this article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016

Pages: 902 - 907

Design and Analysis of Low Power High Speed Hybrid Alternative Full Adder Circuits

Shreedevi, Taranath H. B

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 3321 - 3325

Comparative Study on Logic Gates Using Bulk Transmission Gate and Double Gate Transmission Gate

Sima Baidya, Arindam Chakraborty

Share this article

Research Paper, Electronics & Communication Engineering, India, Volume 7 Issue 6, June 2018

Pages: 1156 - 1159

A Low Power CMOS 8T SRAM Cell for High Speed VLSI Design Using Transmission Gate Mode

Urvashi Chaudhary, Rajendra Bahadur Singh

Share this article
Top