M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 6, June 2015
Low Power FPGA Architecture
Abhijeet Khandale, Dr. H R Bhagyalakshmi
Abstract: A comprehensive analysis and implementation of FPGA architecture for low routing power and clock gated CLBs has been presented in this paper. The power consumption in FPGAs is more in routing and in clock network. As the FPGA has thousands of logic blocks and hard embedded micros spread across the FPGA chip, more numbers of routing lines and switch boxes are required. Also the clock network is built with same routing resources. The Configurable logic blocks with clock gating will allow reducing the dynamic power. The logical equivalence of CLB inputs will help to reduce the routing congestion and also improve the timing of the design.
Keywords: FPGA, VTR, clock gating, CLB, ODIN II
Edition: Volume 4 Issue 6, June 2015,
Pages: 23 - 26
How to Cite this Article?
Abhijeet Khandale, Dr. H R Bhagyalakshmi, "Low Power FPGA Architecture", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=SUB153748, Volume 4 Issue 6, June 2015, 23 - 26
How to Share this Article?
Similar Articles with Keyword 'FPGA'
An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor
R. Kiruthikaa, S. Salaiselvapathy
Design of Efficient Braun Multiplier for Arithmetic Applications
Similar Articles with Keyword 'clock gating'
An Efficient Design for Reduction of Power Dissipation in Johnson Counter using Clock Gating
Bhima Venkata Sujatha, V. T. Venkateswarlu
A Clock Gating Technique Using Auto Gated Flip Flop for Look Ahead Clock Gating
Mayuri B. Junghare, Aparna S. Shinde