International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Open Access | Fully Refereed | Peer Reviewed

ISSN: 2319-7064


Downloads: 138

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 6, June 2015


Low Power FPGA Architecture

Abhijeet Khandale, Dr. H R Bhagyalakshmi


Abstract: A comprehensive analysis and implementation of FPGA architecture for low routing power and clock gated CLBs has been presented in this paper. The power consumption in FPGAs is more in routing and in clock network. As the FPGA has thousands of logic blocks and hard embedded micros spread across the FPGA chip, more numbers of routing lines and switch boxes are required. Also the clock network is built with same routing resources. The Configurable logic blocks with clock gating will allow reducing the dynamic power. The logical equivalence of CLB inputs will help to reduce the routing congestion and also improve the timing of the design.


Keywords: FPGA, VTR, clock gating, CLB, ODIN II


Edition: Volume 4 Issue 6, June 2015,


Pages: 23 - 26


How to Cite this Article?

Abhijeet Khandale, Dr. H R Bhagyalakshmi, "Low Power FPGA Architecture", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=SUB153748, Volume 4 Issue 6, June 2015, 23 - 26

How to Share this Article?

Enter Your Email Address


Similar Articles with Keyword 'FPGA'

Downloads: 135 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa, S. Salaiselvapathy

Share this Article

Downloads: 1

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021

Pages: 1498 - 1500

Design of Efficient Braun Multiplier for Arithmetic Applications

Telagamalla Gopi

Share this Article

Similar Articles with Keyword 'clock gating'

Downloads: 111

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 1, January 2015

Pages: 2723 - 2728

An Efficient Design for Reduction of Power Dissipation in Johnson Counter using Clock Gating

Bhima Venkata Sujatha, V. T. Venkateswarlu

Share this Article

Downloads: 114

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 1525 - 1530

A Clock Gating Technique Using Auto Gated Flip Flop for Look Ahead Clock Gating

Mayuri B. Junghare, Aparna S. Shinde

Share this Article
Top