12Bit, 80MHz, 230mW Pipeline ADC using 3Bit Flash ADC
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064

Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 4, April 2015

12Bit, 80MHz, 230mW Pipeline ADC using 3Bit Flash ADC

Himanshu Raj Pashine, Jayanthi K Murthy

This work describes a 12-bit multibit-per-stage pipeline analog-to-digital converter (ADC) by using 3bit flash type ADC. Pipeline ADCs are the architecture of choice for ADCs used in such wireless communication systems. The Supply voltage for this Pipelined ADC is 3.3V for 0.18m Technology. The Characterization of Pipelined ADC is done in terms of SNDR, ENOB, INL, DNL, Power dissipation. The Simulation Result shows that the Sampling Rate is 80MS/s with power Dissipation of 230mW wasachieved in 0.18m technology. The easured SNDR is 62.21dB, ENOB is 10.041bit, DNL is 0.2049LSB and INL is 0.4067LSB 0.18m Technology.

Keywords: Analog to Digital ADC, Flash ADC, Digital Correction Block, Pipeline

Edition: Volume 4 Issue 4, April 2015

Pages: 2023 - 2026

Share this Article

How to Cite this Article?

Himanshu Raj Pashine, Jayanthi K Murthy, "12Bit, 80MHz, 230mW Pipeline ADC using 3Bit Flash ADC", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=SUB153546, Volume 4 Issue 4, April 2015, 2023 - 2026

111 PDF Views | 85 PDF Downloads

Download Article PDF



Similar Articles with Keyword 'Flash ADC'

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1543 - 1546

Review of Different Types of Power Efficient Flash Type ADC

Ashish Kumar, Deepak Mehra

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 2023 - 2026

12Bit, 80MHz, 230mW Pipeline ADC using 3Bit Flash ADC

Himanshu Raj Pashine, Jayanthi K Murthy

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014

Pages: 643 - 647

6-Bit Flash ADC for High speed Applications

N. Bharat Kumar Reddy, Sri D. Sharath Babu Rao

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 7, July 2016

Pages: 2170 - 2173

Design of High Speed Flash Analog to Digital Converter Using Multiplexer and Comparator

Rana Vikram Pratap Singh Yadav, Neelam Srivastava

Share this Article

Comparative Studies, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 145 - 149

Design of Low Power Encoder through Domino Logic for 4 Bit Flash Analog to Digital Converter in 90nm Technology using Cadence Tool

Rahul D. Marotkar, Dr. M. S. Nagmode

Share this Article

Similar Articles with Keyword 'Pipeline'

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 108 - 112

Design and Simulation of Four Stage Pipelining Architecture Using the Verilog

Rakesh M. R

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 2202 - 2204

FPGA Implementation of Motion Feature Extraction Employing Pipelined Architecture

M. Nivethitha, B. Venkataramanaiah

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014

Pages: 671 - 674

A 1.8V 8-bit 100-MS/s Pipeline ADC in 0.18?m CMOS Technology

Bharti D.Chaudhari, Priyesh P. Gandhi

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 1730 - 1732

RTL Design and FPGA Implementation of Canny Edge Detector with Real Time Threshold Adjustment Capability

Lakshmamma K M, Chandana B.R

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 9, September 2015

Pages: 1332 - 1335

Low Power Self-Timed TCAM Based on Overlapped Search Mechanism with IP Filter Implementation

Jerrin Paul M, Hazel Elsa John

Share this Article
Top