M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 3, March 2015
Analysis of Implicit Type Pulse Triggered Flip Flop
Abstract: In this paper, analysis of the pulse triggered flip flop is done. We compare the several styles of implicit type pulse triggered flip flop. In order to reduce the power consumption, conditional enhancement technique is used which speed-up the discharge path along the critical path. This was confirmed by simulation using 90nm technology, 1.0V power supply and clock frequency of 500MHz
Keywords: Low Power, Pulse Triggered, flip flop
Edition: Volume 4 Issue 3, March 2015,
Pages: 2158 - 2160
How to Cite this Article?
Richa Srivastav, Dinesh Chandra, Sumit Khandelwal, "Analysis of Implicit Type Pulse Triggered Flip Flop", International Journal of Science and Research (IJSR), Volume 4 Issue 3, March 2015, pp. 2158-2160, https://www.ijsr.net/get_abstract.php?paper_id=SUB152635
How to Share this Article?
Similar Articles with Keyword 'Low Power'
Realization of Smart City Using 5G Cognitive Radio
Lalit Chettri | Syed Sazad 
Review for Design Considerations of SAR ADC in CMOS 32 NM Technology
Monu Thool | Dr. Girish D. Korde | Prof. Anant W. Hinganikar